LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
Nexperia 74LVC3G34DC,125 product image
  • 74LVC3G34DC,125 thumbnail 1
  • 74LVC3G34DC,125 thumbnail 2
  • 74LVC3G34DC,125 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74LVC3G34DC,125RoHS

Manufacturer
Nexperia
MPN
74LVC3G34DC,125
LCSC Part #
C548774
Packaging
VSSOP-8-0.5mm
Customer #
Key Attributes
Triple buffer
Datasheetpdf iconNexperia 74LVC3G34DC,125
In-Stock: 55
55 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.3306$ 0.33
10+$ 0.324$ 3.24
30+$ 0.3192$ 9.58
100+$ 0.3143$ 31.43
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerNexperia
PackagingVSSOP-8-0.5mm
Input typeSchmitt trigger
Voltage - Supply1.65V~5.5V
Output Type-
Current - Output High(IOH)24mA
Series74LVC
Operating Temperature-40℃~+125℃
Current - Output Low(IOL)24mA
Number of Bits per Element3
Channel TypeUnidirectional
FeaturesLevel shifting;Power-off isolation
Number of Elements3
Quiescent Current4uA
Propagation Delay2.2ns@3.3V,50pF
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The 74LVC3G34 is a triple buffer. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range from 1.65 V to 5.5 V
  • Overvoltage tolerant inputs to 5.5 V
  • High noise immunity
  • ±24 mA output drive (VCC = 3.0 V)
  • CMOS low power consumption
  • Latch-up performance exceeds 250 mA
  • Direct interface with TTL levels
  • Complies with JEDEC standard:
    • JESD8 - 7 (1.65 V to 1.95 V)
    • JESD8 - 5 (2.3 V to 2.7 V)
    • JESD8C (2.7 V to 3.6 V)
    • JESD36 (4.5 V to 5.5 V)
  • ESD protection: HBM: ANSI/ESDA/JEDEC JS - 001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS - 002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃

Applications

AI Translation
  • Level translation in mixed 3.3V and 5V environments
  • High noise immunity
  • Direct TTL-level interface