LCSC Electronics logoLCSC Electronics svg logo
Iniciar sesión
USD
Nexperia 74LV4051D,118 product image
  • 74LV4051D,118 thumbnail 1
  • 74LV4051D,118 thumbnail 2
  • 74LV4051D,118 thumbnail 3
  • Diagrama de pines
  • Footprint
Imágenes ilustrativas

Nexperia 74LV4051D,118

Fabricante
N.º de pieza fab.
74LV4051D,118
Nº LCSC
C547978
Emb.
SO-16
Número de Cliente
Atrib. clave
8-channel analog multiplexer/demultiplexer
Hoja de DatosNexperia 74LV4051D,118
Cumplimiento RoHS1 documentos disponibles
En stock: 1,945
1,945 En stock, envío inmediato
Mínimo: 5Múltiplo: 5Unidad de venta: Piece
Añadir a la Lista BOM
Cant.Prec. unit.Importo total
5+$ 0.3552$ 1.78
50+$ 0.2809$ 14.05
150+$ 0.249$ 37.35
500+$ 0.2093$ 104.65
2,500+$ 0.1916$ 479.00
5,000+$ 0.181$ 905.00
Encapsulado Estándar2500/Full Reel
¿Mejor precio por mayor cantidad?
$

Especificaciones del Producto

Todo
TipoDescripción
CategoríaIntegrated Circuits (ICs)/Interface/Analog Switches, Multiplexers, Demultiplexers
FabricanteNexperia
Emb.SO-16
FeaturesLevel shifting;ESD protection
Operating Temperature-40℃~+125℃
Ron145Ω
Voltage - Supply1V~6V
Number of Channels8
Propagation Delay5ns

Descripción

Traducción por IA

The 74LV4051 is an 8-channel analog multiplexer/demultiplexer with three digital select inputs (S0 to S2), an active-LOW enable input (E), eight independent inputs/outputs (Y0 to Y7) and a common input/output (Z). It is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC4051 and 74HCT4051. With E LOW, one of the eight switches is selected (low impedance ON-state) by S0 to S2. With E HIGH, all switches are in the high-impedance OFF-state, independent of S0 to S2.

VCC and GND are the supply voltage pins for the digital control inputs (S0 to S2, and E). The VCC to GND ranges are 1.0 V to 6.0 V. The analog inputs/outputs (Y0 to Y7, and Z) can swing between VCC as a positive limit and VEE as a negative limit. VCC - VEE may not exceed 6.0 V. For operation as a digital multiplexer/demultiplexer, VEE is connected to GND (typically ground).

Características

Traducción por IA
  • Optimized for low-voltage applications: 1.0 V to 6.0 V
  • Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V
  • Low ON resistance: 145 Ω (typical) at VCC - VEE = 2.0 V
  • 80 Ω (typical) at VCC - VEE = 3.0 V
  • 60 Ω (typical) at VCC - VEE = 4.5 V
  • Logic level translation: To enable 2 V logic to communicate with ±3 V analog signals
  • Typical ‘break before make’ built in
  • ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C