LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Infineon/CYPRESS CY9AFA42LBPMC1-G-JNE2 product image
Images for reference only

Infineon/CYPRESS CY9AFA42LBPMC1-G-JNE2

Manufacturer
MPN
CY9AFA42LBPMC1-G-JNE2
LCSC Part #
C2947972
Packaging
LQFP-64
Customer #
Key Attributes
ARM Cortex-M3 32 Bit 40MHz LQFP-64 Microcontrollers RoHS
DatasheetInfineon/CYPRESS CY9AFA42LBPMC1-G-JNE2
RoHS Compliance1 documents available
Alternative Parts13
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 0.5756$ 0.58
200+$ 0.2238$ 44.76
500+$ 0.2161$ 108.05
1,000+$ 0.2114$ 211.40
Standard Packaging1600/Full Tray
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Embedded/Microcontrollers
ManufacturerInfineon/CYPRESS
PackagingLQFP-64
ADC (Bit)12bit
Number of I/O51
Operating Temperature-40℃~+85℃
Program Memory TypeFLASH
Voltage - Supply1.65V~3.6V
EEPROM-
Program Storage Size160KB
CPU CoreARM Cortex-M3
Core Size32 Bit
CPU Maximum Speed40MHz
Oscillator TypeBuilt-in

Introduction

AI Translation

The CY9AA40NB Series are highly integrated 32-bit microcontrollers dedicated for embedded controllers with low-power consumption mode and competitive cost. These series are based on the ARM Cortex-M3 Processor with on-chip Flash memory and SRAM, and have peripheral functions such as various timers, ADCs, LCDC and Communication Interfaces (UART, CSIO, I²C). The products which are described in this data sheet are placed into TYPE6 product categories in FM3 Family Peripheral Manual.

Features

AI Translation
  • 32-bit ARM Cortex-M3 Core
    • Processor version: r2p1
    • Up to 40 MHz Frequency Operation
    • Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels
    • 24-bit System timer (Sys Tick): System timer for OS task management
  • On-chip Memories
    • [Flash memory]
      • Dual operation Flash memory
        • Dual Operation Flash memory has the upper bank and the lower bank. So, this series could implement erase, write and read operations for each bank simultaneously.
        • Main area: Up to 256 Kbytes (Up to 240 Kbytes upper bank + 16 Kbytes lower bank)
        • Work area: 32 Kbytes (lower bank)
      • Read cycle: 0 wait-cycle
      • Security function for code protection
    • [SRAM]
      • This Series on-chip SRAM is composed of two independent SRAM (SRAM0, SRAM1). SRAM0 is connected to I-code bus and D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.
      • SRAM0: Up to 16 Kbytes
      • SRAM1: Up to 16 Kbytes
  • External Bus Interface
    • Supports SRAM, NOR Flash memory device
    • Up to 8 chip selects
    • 8-/16-bit Data width
    • Up to 25-bit Address bit
    • Maximum area size: Up to 256 Mbytes
    • Supports Address/Data multiplex
    • Supports external RDY function
  • LCD Controller (LCDC)
    • Up to 40 SEG×8 COM
    • 8 COM or 4 COM mode can be selected.
    • Built-in internal dividing resistor
    • LCD drive power supply (bias) pin (VV4 to VV0)
    • With blinking function
  • Multi-function Serial Interface (Max 8 channels)
    • 4 channels with 16steps ×9-bit FIFO (ch.4 to ch.7), 4 channels without FIFO (ch.0 to ch.3)
    • Operation mode is selectable from the followings for each channel: UART, CSIO, I²C
    • [UART]
      • Full-duplex double buffer
      • Selection with or without parity supported
      • Built-in dedicated baud rate generator
      • External clock available as a serial clock
      • Hardware Flow control: Automatically control the transmission by CTS/RTS (only ch.4)
      • Various error detection functions available (parity errors, framing errors, and overrun errors)
    • [CSIO]
      • Full-duplex double buffer
      • Built-in dedicated baud rate generator
      • Overrun error detection function available
    • [I²C]
      • Standard-mode (Max 100 kbps) / Fast-mode (Max 400 kbps) supported
  • DMA Controller (8 channels)
    • The DMA Controller has an independent bus from the CPU, so CPU and DMA Controller can process simultaneously.
    • 8 independently configured and operated channels
    • Transfer can be started by software or request from the built-in peripherals
    • Transfer address area: 32-bit (4 Gbytes)
    • Transfer mode: Block transfer/Burst transfer/Demand transfer
    • Transfer data type: byte/half-word/word
    • Transfer block count: 1 to 16
    • Number of transfers: 1 to 65536
  • A/D Converter (Max 24 channels) [12-bit A/D Converter]
    • Successive Approximation type
    • Built-in 2units
    • Conversion time: 2.0 μs @ 2.7 V to 3.6 V
    • Priority conversion available (priority at 2 levels)
    • Scanning conversion mode
    • Built-in FIFO for conversion data storage (for SCAN conversion: 16steps, for Priority conversion: 4steps)
  • Base Timer (Max 8channels)
    • Operation mode is selectable from the followings for each channel: 16-bit PWM timer, 16-bit PPG timer, 16-/32-bit reload timer, 16-/32-bit PWC timer
  • General-Purpose I/O Port
    • This series can use its pins as general-purpose I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated to.
    • Capable of pull-up control per pin
    • Capable of reading pin level directly
    • Built-in the port relocate function
    • Up to 83 fast general-purpose I/O Ports@100 pin Package
    • Some ports are 5 V tolerant I/O.
  • Dual Timer (32-/16-bit Down Counter)
    • The Dual Timer consists of two programmable 32-/16-bit down counters.
    • Operation mode is selectable from the followings for each channel: Free-running, Periodic (= Reload), One-shot
  • HDMI-CEC/Remote Control Receiver (Up to 2 channels)
    • HDMI-CEC transmitter
      • Header block automatic transmission by judging Signal free
      • Generating status interrupt by detecting Arbitration lost
      • Generating START, EOM, ACK automatically to output CEC transmission by setting 1 byte data
      • Generating transmission status interrupt when transmitting 1 block (1 byte data and EOM/ACK)
    • HDMI-CEC receiver
      • Automatic ACK reply function available
      • Line error detection function available
    • Remote control receiver
      • 4 bytes reception buffer

Alternative Parts

MPNManufacturerPackagingAvailabilityUnit Price
CY9AFB42LBPMC-G-JNE2Infineon/CYPRESSLQFP-640$ 0.5756
CY9AFB42LBPMC1-G-JNE2Infineon/CYPRESSLQFP-640$ 0.5756
CY9AFA42LBPMC-G-JNE2Infineon/CYPRESSLQFP-640$ 0.5756
CY9AF342LBPMC-G-JNE2Infineon/CYPRESSLQFP-640$ 0.6712
CY9AF342LBPMC1-G-JNE2Infineon/CYPRESSLQFP-640$ 0.6712
CY9AF142LBPMC-G-JNE2Infineon/CYPRESSLQFP-640$ 0.5756
CY9AF142LBPMC1-G-JNE2Infineon/CYPRESSLQFP-640$ 0.5756
CY9AFB44LBPMC-G-JNE2Infineon/CYPRESSLQFP-640$ 0.6712
CY9AFB44LBPMC1-G-JNE2Infineon/CYPRESSLQFP-640$ 0.6712
CY9AFA44LBPMC-G-JNE2Infineon/CYPRESSLQFP-640$ 0.5756
CY9AFA44LBPMC1-G-JNE2Infineon/CYPRESSLQFP-640$ 0.5756
CY9AF344LBPMC-G-JNE2Infineon/CYPRESSLQFP-640$ 0.6712
CY9AF144LBPMC-G-JNE2Infineon/CYPRESSLQFP-640$ 0.5756