LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI SN74LVC2G04MDCKREP product image
  • SN74LVC2G04MDCKREP thumbnail 1
  • SN74LVC2G04MDCKREP thumbnail 2
  • SN74LVC2G04MDCKREP thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI SN74LVC2G04MDCKREP

Manufacturer
TI
MPN
SN74LVC2G04MDCKREP
LCSC Part #
C2871240
Packaging
SC-70-6
Customer #
Key Attributes
Dual Inverter Gate
DatasheetTI SN74LVC2G04MDCKREP
RoHS Compliance2 documents available
Every Order Guarantee
100% Authentic · 30-Day Return or Replacement

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerTI
PackagingSC-70-6
FeaturesPower shutdown protection
Operating Temperature-55℃~+125℃
Input Logic Level - Low700mV~800mV
Logic Family74LVC
Input Logic Level - High1.7V~2V
Quiescent Current(Iq)10uA
Voltage - Supply1.65V~5.5V
Current - Output High(IOH)32mA
Number of Channels2
Propagation Delay4ns@5V,50pF
Current - Output Low(IOL)32mA
Help & FeedbackShow similar products (0) >

Introduction

AI Translation

This dual inverter is designed for 1.65-V to 5.5-V V(CC) operation. The SN74LVC2G04 performs the Boolean function Y = A(overline). NanoStar and NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package. This device is fully specified for partial-power-down applications using I(off). The I(off) circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Features

AI Translation
  • Controlled Baseline – One Assembly Site – One Test Site – One Fabrication Site
  • Extended Temperature Performance of -55℃ to 125℃
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Available in the Texas Instruments NanoStar and NanoFree Packages
  • Supports 5-V V(CC) Operation
  • Inputs Accept Voltages to 5.5 V
  • Max t(pd) of 4.1 ns at 3.3 V
  • Low Power Consumption, 10 μA Max I(CC)
  • ±24-mA Output Drive at 3.3 V
  • Typical V(oLP) (Output Ground Bounce) < 0.8 V at V(CC)=3.3V, T(A)=25℃
  • Typical V(oHV) (Output V(oH) Undershoot) > 2 V at V(CC)=3.3V, T(A)=25℃
  • I(off) Supports Partial Power-Down-Mode Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)