LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Nexperia 74LVC1G08GM,115 product image
  • 74LVC1G08GM,115 thumbnail 1
  • 74LVC1G08GM,115 thumbnail 2
  • 74LVC1G08GM,115 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74LVC1G08GM,115RoHS

Manufacturer
MPN
74LVC1G08GM,115
LCSC Part #
C282346
Packaging
XSON-6(1x1.5)
Customer #
Key Attributes
Schmitt trigger 1.65V~5.5V 4ns@5V,50pF 4uA XSON-6(1x1.5) Gates and Inverters RoHS
Datasheetpdf iconNexperia 74LVC1G08GM,115
Out of Stock
Notify Me
Minimum: 5Multiple: 5Sales Unit: Piece
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
5+$ 0.185$ 0.93
50+$ 0.1488$ 7.44
150+$ 0.1333$ 20.00
500+$ 0.114$ 57.00
2,500+$ 0.1053$ 263.25
5,000+$ 0.1002$ 501.00
Standard Packaging5000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerNexperia
PackagingXSON-6(1x1.5)
output type-
Input TypeSchmitt trigger
Logic Family74LVC Series
Voltage - Supply1.65V~5.5V
Output Logic Level - Low700mV;450mV;600mV;800mV
Propagation Delay4ns@5V,50pF
FeaturesLocal shutdown mode;Overvoltage-tolerant input
Input Logic Level - Low-
Operating Temperature-40℃~+125℃
Input Logic Level - High-
Output Logic Level - High950mV;1.7V;1.9V;2V;3.4V
Quiescent Current(Iq)4uA
Number of Channels1;2
Current - Output High(IOH)32mA
Current - Output Low(IOL)32mA

Introduction

AI Translation

The 74LVC1G08 is a single 2-input AND gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V applications. Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall time. This device is fully specified for partial power-down applications using IOFF. The l(OFF) circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range from 1.65 V to 5.5 V
  • High noise immunity
  • ±24 mA output drive (V(CC)=3.0 V)
  • CMOS low power dissipation
  • Direct interface with TTL levels
  • Overvoltage tolerant inputs to 5.5 V
  • IOFF circuitry provides partial Power-down mode operation
  • Latch-up performance ≤ 250 mA
  • Complies with JEDEC standard:
    • JESD8-7 (1.65 V to 1.95 V)
    • JESD8-5 (2.3 V to 2.7 V)
    • JESD8C (2.7 V to 3.6 V)
    • JESD36 (4.5 V to 5.5 V)
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C

Applications

AI Translation
  • Converter for 3.3 V and 5 V applications
  • Partial power-down applications