LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD

MXIC MX29F400CBTI-70G

Manufacturer
MPN
MX29F400CBTI-70G
LCSC Part #
C2803068
Packaging
TSOPI-48
Customer #
Key Attributes
4M-BIT SINGLE VOLTAGE FLASH MEMORY
DatasheetMXIC MX29F400CBTI-70G
Every Order Guarantee
100% Authentic · 30-Day Return or Replacement

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Memory/Memory
ManufacturerMXIC
PackagingTSOPI-48
Operating Temperature-40℃~+85℃
FeaturesPower-on reset;Hardware Write Protection
Memory Size4Mbit
Voltage - Supply4.5V~5.5V
Program / Erase Cycles100,000 cycles
Clock Frequency-
Data Retention - TDR (Year)20 Years
Block Erase Time(tBE)-
Write Cycle Time(tWC)70ns
Page Programming Time (Tpp)-
InterfaceParallel
Standby Supply Current5uA

Features

AI Translation
  • Single Power Supply Operation - 4.5 to 5.5 volt for read, erase, and program operations
  • 524,288 x 8 / 262,144 x 16 switchable
  • Boot Sector Architecture - T = Top Boot Sector - B = Bottom Boot Sector
  • Sector Structure - 16K-Byte x 1, 8K-Byte x 2, 32K-Byte x 1, and 64K-Byte x 7
  • Sector protection - Hardware method to disable any combination of sectors from program or erase operations - Temporary sector unprotected allows code changes in previously locked sectors
  • Latch-up protected to 100mA from -1V to Vcc + 1V
  • Compatible with JEDEC standard - Pinout and software compatible to single power supply Flash
  • High Performance - Access time: 70/90ns - Byte/Word program time: 9us/11us (typical) - Erase time: 0.7s/sector, 4s/chip (typical)
  • Low Power Consumption - Low active read current: 40mA (maximum) at 5MHz - Low standby current: 1uA (typical)
  • Minimum 100,000 erase/program cycle
  • 20 years data retention
  • Erase Suspend/ Erase Resume - Suspends sector erase operation to read data from or program data to another sector which is not being erased
  • Status Reply - Data# Polling & Toggle bits provide detection of program and erase operation completion
  • Ready/Busy# (RY/BY#) Output - Provides a hardware method of detecting program and erase operation completion
  • Hardware Reset (RESET#) Input - Provides a hardware method to reset the internal state machine to read mode
  • 44-Pin SOP
  • 48-Pin TSOP
  • All devices are RoHS Compliant