Images for reference only
EDA ModelsEasyEDA
TI ADS5517IRGZR
| Manufacturer | |
| MPN | ADS5517IRGZR |
| LCSC Part # | C2670818 |
| Packaging | QFN-48-EP(7x7) |
| Customer # | |
| Key Attributes | Parallel port 3V~3.6V QFN-48-EP(7x7) Analog to Digital Converters (ADC) RoHS |
| Datasheet | TI ADS5517IRGZR |
| RoHS Compliance | 1 documents available |
| Alternative Parts | 2 |
Products Specifications
All
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Data Acquisition/Analog to Digital Converters (ADC) | |
| Manufacturer | TI | |
| Packaging | QFN-48-EP(7x7) | |
| Operating Temperature | -40℃~+85℃ | |
| Interface | Parallel port | |
| Quiescent Current (Iq) | - | |
| Voltage - Supply | 3V~3.6V | |
| Number of Channels | 1 | |
| Integral non - linearity | 1.5LSB | |
| Voltage Reference | Built-in | |
| Clock/Oscillator | External | |
| Clock Frequency | 50MHz~200MHz | |
| Features | Soft reset;Power-on reset | |
| Resolution(Bits) | 200MHz;11 | |
| S/N Ratio | 67.1dB | |
| DNL (LSB) | 0.3LSB | |
| ADC architecture | - | |
| Programmable Gain | Support |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Data Acquisition/Analog to Digital Converters (ADC) | |
| Manufacturer | TI | |
| Packaging | QFN-48-EP(7x7) | |
| Operating Temperature | -40℃~+85℃ | |
| Interface | Parallel port | |
| Quiescent Current (Iq) | - | |
| Voltage - Supply | 3V~3.6V | |
| Number of Channels | 1 | |
| Integral non - linearity | 1.5LSB |
| Type | Description | |
|---|---|---|
| Voltage Reference | Built-in | |
| Clock/Oscillator | External | |
| Clock Frequency | 50MHz~200MHz | |
| Features | Soft reset;Power-on reset | |
| Resolution(Bits) | 200MHz;11 | |
| S/N Ratio | 67.1dB | |
| DNL (LSB) | 0.3LSB | |
| ADC architecture | - | |
| Programmable Gain | Support |
Help & FeedbackShow similar products (0) >
Introduction
AI Translation
A high performance 11-bit, 200-MSPS A/D converter. It offers state-of-the art functionality and performance using advanced techniques to minimize board space. With high analog bandwidth and low jitter input clock buffer, the ADC supports both high SNR and high SFDR at high input frequencies. It features programmable gain options that can be used to improve SFDR performance at lower full-scale analog input ranges.
- Clock Duty Cycle Stabilizer
- No External Reference Decoupling Required
- Internal and External Reference Support
- Programmable Output Clock Position to Ease Data Capture
- 3.3-V Analog and Digital Supply
- 48-QFN Package (7 mm×7 mm)
Features
AI Translation
- Maximum Sample Rate: 200 MSPS
- 11-Bit Resolution
- No Missing Codes
- Total Power Dissipation 1.23 W
- Internal Sample and Hold
- 67-dBFS SNR at 70-MHz IF
- 84-dBc SFDR at 70-MHz IF, 0-dB Gain
- High Analog Bandwidth up to 800 MHz
- Double Data Rate (DDR) LVDS and Parallel CMOS Output Options
- Programmable Gain up to 6 dB for SNR/SFDR Trade-Off at High IF
- Reduced Power Modes at Lower Sample Rates
- Supports Input Clock Amplitude Down to 400 mVPP
Applications
AI Translation
- Wireless Communications Infrastructure
- Software Defined Radio
- Power Amplifier Linearization
- 802.16d/e
- Test and Measurement Instrumentation
- High Definition Video
- Medical Imaging Radar Systems
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
| Qty | Unit Price(Reference Only) | Total Amount |
|---|---|---|
| 1+ | $ 121.4811 | $ 121.48 |
| 200+ | $ 47.0121 | $ 9402.42 |
| 500+ | $ 45.36 | $ 22680.00 |
| 1,000+ | $ 44.5435 | $ 44543.50 |
Standard Packaging2500/Full Reel | ||
Better price for more quantity?
$
Products Specifications
All
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Data Acquisition/Analog to Digital Converters (ADC) | |
| Manufacturer | TI | |
| Packaging | QFN-48-EP(7x7) | |
| Operating Temperature | -40℃~+85℃ | |
| Interface | Parallel port | |
| Quiescent Current (Iq) | - | |
| Voltage - Supply | 3V~3.6V | |
| Number of Channels | 1 | |
| Integral non - linearity | 1.5LSB | |
| Voltage Reference | Built-in | |
| Clock/Oscillator | External | |
| Clock Frequency | 50MHz~200MHz | |
| Features | Soft reset;Power-on reset | |
| Resolution(Bits) | 200MHz;11 | |
| S/N Ratio | 67.1dB | |
| DNL (LSB) | 0.3LSB | |
| ADC architecture | - | |
| Programmable Gain | Support |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Data Acquisition/Analog to Digital Converters (ADC) | |
| Manufacturer | TI | |
| Packaging | QFN-48-EP(7x7) | |
| Operating Temperature | -40℃~+85℃ | |
| Interface | Parallel port | |
| Quiescent Current (Iq) | - | |
| Voltage - Supply | 3V~3.6V | |
| Number of Channels | 1 | |
| Integral non - linearity | 1.5LSB |
| Type | Description | |
|---|---|---|
| Voltage Reference | Built-in | |
| Clock/Oscillator | External | |
| Clock Frequency | 50MHz~200MHz | |
| Features | Soft reset;Power-on reset | |
| Resolution(Bits) | 200MHz;11 | |
| S/N Ratio | 67.1dB | |
| DNL (LSB) | 0.3LSB | |
| ADC architecture | - | |
| Programmable Gain | Support |
Help & FeedbackShow similar products (0) >
Introduction
AI Translation
A high performance 11-bit, 200-MSPS A/D converter. It offers state-of-the art functionality and performance using advanced techniques to minimize board space. With high analog bandwidth and low jitter input clock buffer, the ADC supports both high SNR and high SFDR at high input frequencies. It features programmable gain options that can be used to improve SFDR performance at lower full-scale analog input ranges.
- Clock Duty Cycle Stabilizer
- No External Reference Decoupling Required
- Internal and External Reference Support
- Programmable Output Clock Position to Ease Data Capture
- 3.3-V Analog and Digital Supply
- 48-QFN Package (7 mm×7 mm)
Features
AI Translation
- Maximum Sample Rate: 200 MSPS
- 11-Bit Resolution
- No Missing Codes
- Total Power Dissipation 1.23 W
- Internal Sample and Hold
- 67-dBFS SNR at 70-MHz IF
- 84-dBc SFDR at 70-MHz IF, 0-dB Gain
- High Analog Bandwidth up to 800 MHz
- Double Data Rate (DDR) LVDS and Parallel CMOS Output Options
- Programmable Gain up to 6 dB for SNR/SFDR Trade-Off at High IF
- Reduced Power Modes at Lower Sample Rates
- Supports Input Clock Amplitude Down to 400 mVPP
Applications
AI Translation
- Wireless Communications Infrastructure
- Software Defined Radio
- Power Amplifier Linearization
- 802.16d/e
- Test and Measurement Instrumentation
- High Definition Video
- Medical Imaging Radar Systems
C2670818 EasyEDA Library
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | ROHS3 Compliant |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| RoHS | ROHS3 Compliant |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
Alternative Parts
| MPN | Manufacturer | Packaging | Availability | Unit Price | ||
|---|---|---|---|---|---|---|
| ADS5517IRGZT | TI | QFN-48-EP(7x7) | 0 | $ 128.993 | ||
| ADS58B18IRGZT | TI | QFN-48-EP(7x7) | 0 | $ 108.7673 |