LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI ADS62C17IRGCT product image
Images for reference only

TI ADS62C17IRGCT

Manufacturer
MPN
ADS62C17IRGCT
LCSC Part #
C2670043
Packaging
QFN-64-EP(9x9)
Customer #
Key Attributes
Parallel port 3.15V~3.8V QFN-64-EP(9x9) Analog to Digital Converters (ADC) RoHS
DatasheetTI ADS62C17IRGCT
RoHS Compliance1 documents available
Alternative Parts2
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 118.0187$ 118.02
30+$ 112.2279$ 3366.84
Standard Packaging250/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Data Acquisition/Analog to Digital Converters (ADC)
ManufacturerTI
PackagingQFN-64-EP(9x9)
Operating Temperature-40℃~+85℃
InterfaceParallel port
Quiescent Current (Iq)-
Voltage - Supply3.15V~3.8V
Number of Channels2
Integral non - linearity2.5LSB
Voltage Reference-
Clock/OscillatorExternal
Clock Frequency1MHz~200MHz
FeaturesMultiplexers;Soft reset;Power-on reset
Resolution(Bits)11;200MHz
S/N Ratio79.6dB
DNL (LSB)0.2LSB
ADC architecture-
Programmable GainSupport

Introduction

AI Translation

ADS62C17 is a dual channel 11-bit, 200 MSPS A/D converter that combines high dynamic performance and low power consumption in a compact 64 QFN package. This makes it well-suited for multi-carrier, wide band-width communications applications. ADS62C17 uses TI-proprietary SNRBoost technology that can be used to overcome SNR limitation due to quantization noise for bandwidths less than Nyquist (Fs/2). It includes several useful and commonly used digital functions such as ADC offset correction, gain (0 to 6 dB in steps of 0.5 dB) and gain tuning (in fine steps of 0.001 dB). The gain option can be used to improve SFDR performance at lower full-scale input ranges. Using the gain tuning capability, each channel’s gain can be set independently to improve channel-to-channel gain matching. The device also includes a dc offset correction loop that can be used to cancel the ADC offset. Both DDR LVDS (Double Data Rate) and parallel CMOS digital output interfaces are available. It includes internal references while the traditional reference pins and associated decoupling capacitors have been eliminated. Nevertheless, the device can also be driven with an external reference. The device is specified over the industrial temperature range (-40°C to 85°C).

Features

AI Translation
  • Maximum Sample Rate: 200 MSPS
  • 11-bit Resolution with No Missing Codes
  • 90 dBc SFDR at Fin = 10 MHz, 79.8 dBFS SNR at 125 MHz IF, 20 MHz BW using TI proprietary SNRBoost technology
  • Total Power 1.1 W at 200 MSPS
  • 90 dB Cross-talk
  • Double Data Rate (DDR) LVDS and Parallel CMOS Output Options
  • Programmable Gain up to 6dB for SNR/SFDR Trade-off
  • DC Offset Correction
  • Gain Tuning Capability in Fine Steps (0.001 dB) Allows Channel-to-channel Gain Matching
  • Supports Input Clock Amplitude Down to 400 mV p-p Differential
  • Internal and External Reference Support
  • 64-QFN Package (9 mm x 9 mm)

Alternative Parts

MPNManufacturerPackagingAvailabilityUnit Price
ADS58C28IRGCRTIQFN-64-EP(9x9)5$ 108.7105
ADS62P19IRGCRTIVQFN-64-EP(9x9)1$ 83.3232