LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
HeYangTek HYF1GQ4UTECAE product image
Images for reference only

HeYangTek HYF1GQ4UTECAE

Manufacturer
HeYangTekAsian Brands
MPN
HYF1GQ4UTECAE
LCSC Part #
C22392149
Packaging
LGA-64(5x6)
Customer #
Key Attributes
SPI 1Gb NAND Flash
DatasheetHeYangTek HYF1GQ4UTECAE
Every Order Guarantee
100% Authentic · 30-Day Return or Replacement
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 1.1029$ 1.10
10+$ 1.0773$ 10.77
30+$ 1.0591$ 31.77
100+$ 1.0426$ 104.26
Standard Packaging600/Full Tray
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Memory/Memory
ManufacturerHeYangTek
PackagingLGA-64(5x6)
Operating Temperature-40℃~+105℃
FeaturesRead buffer function;Write enable latch;Software reset function;Bad block management function;ECC error correction function;Hardware write protection function;OTP region write protection and lock function
Memory Size1Gbit
Voltage - Supply2.7V~3.6V
Program / Erase Cycles100,000 cycles
Clock Frequency104MHz
Data Retention - TDR (Year)10 years
Block Erase Time(tBE)4ms
Write Cycle Time(tWC)-
Page Programming Time (Tpp)350us
Standby Supply Current20uA
InterfaceSPI

Introduction

AI Translation

SPI (Serial Peripheral Interface) NAND Flash provides a low cost and low pin count solution to alternate SPI-NOR in high density non-volatile memory storage solution for embedded systems. SPI NAND Flash is an SLC NAND Flash memory device based on the standard parallel NAND Flash. The serial electrical interface follows the industry-standard serial peripheral interface. The command sets is similar to the SPI-NOR command sets but with some modifications to handle NAND specific functions and new features are added to extend applications. The SPI NAND flash device has total 8 pin count, including six signal lines plus VCC and GND. Each block of the serial NAND Flash device is subdivided into 64 programmable pages. Each page consists of a data storage region and a spare area. The data storage region is used to storage data user programmed and the spare area is typically used for memory management and error correction functions.

Features

AI Translation
  • Standard Dual and Quad SPI
    • Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
    • Dual SPI: SCLK, CS#, SIO0, SIO1, WP#, HOLD#
    • Quad SPI: SCLK, CS#, SIO0, SIO1, SIO2, SIO3
  • Flash Features
    • Block Size : (Page size) x (64 page/block)
    • Page Size : 2048 + 64 bytes
    • SPI Capacity : 1Gb (1024 blocks)
  • Performance
    • Read Page Time(tR): 45 μs (Typ)
    • Program time: 350 μs (Typ)
    • Block Erase time: 4.0 ms (Typ)
  • SPI power supply voltage
    • Full voltage range for 3.3V:2.7 to 3.6V
    • Applied Input/Output Voltage:-0.6 to 4.6V
  • Reliability
    • On-chip ECC correction Programand ECC error correction capability is Support ECC 6 bit/512B
    • Operating Temperature: -40 ℃ to 105 ℃
    • Blocks 0 - 9 are good at the time of shipment
    • 100,000 Program / Erase cycles (Typ)
    • 10 Year Data Retention (Typ)
  • Security Features
    • One Time Programmable (OTP) area
    • Serial number (unique ID) (Contact factory for support)
    • Hardware program/erase disabled during power transition
    • Volatile and Permanent Block Protection
  • SPI Max. Clock Frequency
    • 104MHz @ 3.3V