LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI SN65DSI86IPAPQ1 product image
Images for reference only

TI SN65DSI86IPAPQ1RoHS

Manufacturer
MPN
SN65DSI86IPAPQ1
LCSC Part #
C1546957
Packaging
HTQFP-64(10x10)
Customer #
Key Attributes
SN65DSI86-Q1 DSI to eDP Bridge
Datasheetpdf iconTI SN65DSI86IPAPQ1
In-Stock: 44
44 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 17.036$ 17.04
10+$ 16.7901$ 167.90
30+$ 16.3618$ 490.85
100+$ 15.9872$ 1598.72
Standard Packaging160/Full Tray
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Interface/Specialized
ManufacturerTI
PackagingHTQFP-64(10x10)
InterfaceI2C
Voltage - Supply1.14V~1.26V
FeaturesEnable/shutdown function;Interrupt generation
Operating Temperature-40℃~+85℃
Supply Current52mA
Data Rate5.4Gbps

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging160
Sales UnitPiece

Introduction

AI Translation

Compliant with the Embedded DisplayPort (eDP) 1.4 standard, it supports 1, 2, or 4 channels operating at rates of 1.62 Gbps (RBR), 2.16 Gbps, 2.43 Gbps, 2.7 Gbps (HBR), 3.24 Gbps, 4.32 Gbps, or 5.4 Gbps (HBR2). It implements the MIPI D-PHY Version 1.1 physical layer front - end and the Display Serial Interface (DSI) Version 1.02.00 dual - channel DSI receiver, which can be configured for 1, 2, 3, or 4 D - PHY data channels on each channel, with an operating rate of up to 1.5 Gbps per channel. It supports 18 bpp and 24 bpp DSI video streams in RGB666 and RGB888 formats, suitable for 60 fps 4K 4096×2304 resolution (18 bpp color), as well as 60 fps WUXGA 1920 × 1200 resolution and 3D graphics display (120 fps equivalent). The MIPI front - end can be configured as a single - channel or dual - channel DSI configuration, supporting dual - channel DSI odd - parity, even - parity, left - shift, and right - shift operation modes. It has a 1.2V VCC main power supply and a 1.8V power supply for digital I/O. Low - power features include panel refresh and MIPI Ultra - Low Power State (ULPS) support. Both the polarity and allocation of DisplayPort channels are configurable. It supports frequencies such as 12 MHz, 19.2 MHz, 26 MHz, 27 MHz, and 38.4 MHz through an external reference clock (REFCLK). The ESD rating is ±2 kV (HBM). It is packaged in a 64 - pin HTQFP package, with a temperature range of - 40°C to +85°C. Designed with industry - standard interface technology, it is compatible with a variety of microprocessors and has multiple power - management features, including panel refresh support and MIPI - defined Ultra - Low Power State (ULPS) support.

The SN65DSI86 Q1 is packaged in a small - outline 10mm × 10mm HTQFP (pitch 0.5mm) package, with an operating temperature range of - 40°C to +85°C.

The SN65DSIx6 is a MIPI DSI to eDP bridge, and supports MIPI DSI RGB 18 bpp (loosely packed or tightly packed) and 24 bpp formats. The SN65DSIx6 packetizes the 18 - bpp or 24 - bpp RGB data received on the DSI inputs and transmits over the eDP interface in SST format at data rates up to 5.4 Gbps. With support of up to eight DSI lanes at 1.5 Gbps per DSI lane, and four lanes of eDP at speeds up to 5.4 Gbps, the SN65DSIx6 is perfectly suited for both standard high definition (HD) displays as well as ultra HD displays like 4K2K.

The SN65DSIx6 supports two 4 - lane MIPI DSI inputs called DSIA and DSIB. Each lane supports a data rate up to 1.5 Gbps and can accept 18 bpp or 24 bpp RGB data. When only using the DSIA channel, the SN65DSIx6 can support a maximum video stream rate of 6 Gbps that easily supports HD resolutions. If larger resolutions like 4K2K are required, the maximum stream rate can be increased to 12 Gbps by using both DSIA and DSIB.

Features

AI Translation
  • Compliant with embedded DisplayPort (eDP) 1.4 standard
  • Supports 1, 2, or 4 lanes operating at 1.62Gbps (RBR), 2.16Gbps, 2.43Gbps, 2.7Gbps (HBR), 3.24Gbps, 4.32Gbps, or 5.4Gbps (HBR2)
  • Implements MIPI D-PHY version 1.1 physical layer front-end and Display Serial Interface (DSI) version 1.02.00 dual-channel DSI receiver
  • Configurable for 1, 2, 3, or 4 D-PHY data lanes per channel, with per-lane operating rates up to 1.5Gbps
  • Supports 18bpp and 24bpp DSI video streams in RGB666 and RGB888 formats
  • Suitable for 60fps 4K 4096×2304 resolution (18bpp color), 60fps WUXGA 1920×1200 resolution, and 3D graphics display (120fps equivalent)
  • MIPI front-end configurable as single-channel or dual-channel DSI configuration
  • Supports dual-channel DSI odd parity, even parity, left-shift, and right-shift operating modes
  • 1.2V VCC main supply; 1.8V supply for digital I/O
  • Low-power features including panel self-refresh and MIPI Ultra-Low Power State (ULPS) support
  • DisplayPort lane polarity and mapping are configurable
  • Supports 12MHz, 19.2MHz, 26MHz, 27MHz, and 38.4MHz via external reference clock (REFCLK)
  • ESD rating ±2kV (HBM)
  • 64-pin HTQFP (PAP) package
  • Temperature range: -40°C to +85°C
  • Designed with industry-standard interface technologies, compatible with a wide range of microprocessors
  • Multiple power management features including panel self-refresh support and MIPI-defined ULPS support
  • Compact 10mm × 10mm HTQFP package (0.5mm pitch)

Applications

AI Translation
  • Tablet
  • Laptop
  • Netbook
  • Mobile Internet Device
  • Automotive Infotainment System