LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
AMD/XILINX XC9536XL-10VQG44I product image
Images for reference only

AMD/XILINX XC9536XL-10VQG44IRoHS

Manufacturer
MPN
XC9536XL-10VQG44I
LCSC Part #
C1519014
Packaging
LQFP-44(10x10)
Customer #
Key Attributes
XC9536XL High Performance CPLD
Datasheetpdf iconAMD/XILINX XC9536XL-10VQG44I
In-Stock: 134
134 In stock, ships now
Not recommended for new designs
Once stock is depleted, this item will be marked as "Out of Stock."
Notify Me
QtyUnit PriceTotal Amount
1+$ 7.1991$ 7.20
10+$ 6.8384$ 68.38
30+$ 6.6182$ 198.55
100+$ 6.4339$ 643.39
Standard Packaging160/Full Tray

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Embedded/FPGAs (Field Programmable Gate Array)
ManufacturerAMD/XILINX
PackagingLQFP-44(10x10)

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging160
Sales UnitPiece

Introduction

AI Translation

The XC9536XL is a 3.3V CPLD targeted for high-performance, low-voltage applications in leading-edge communications and computing systems. It is comprised of two

Features

AI Translation
  • 5 ns pin-to-pin logic delays
  • System frequency up to 178 MHz
  • 36 macrocells with 800 usable gates
  • Available in small footprint packages 44-pin PLCC (34 user I/O pins) 44-pin VQFP (34 user I/O pins) 48-pin CSP (36 user I/O pins) 64-pin VQFP (36 user I/O pins)
  • Pb-free available for all packages
  • Optimized for high-performance 3.3V systems
  • Low power operation
  • 5V tolerant I/O pins accept 5 V, 3.3V, and 2.5V signals
  • 3.3V or 2.5V output capability
  • Advanced 0.35 micron feature size CMOS Fast FLASH technology
  • Advanced system features
  • In-system programmable
  • Superior pin-locking and routability with Fast CONNECT II switch matrix
  • Extra wide 54-input Function Blocks
  • Up to 90 product-terms per macrocell with individual product-term allocation
  • Local clock inversion with three global and one product-term clocks
  • Individual output enable per output pin
  • Input hysteresis on all user and boundary-scan pin inputs
  • Bus-hold circuitry on all user pin inputs
  • Full IEEE Standard 1149.1 boundary-scan (JTAG)
  • Fast concurrent programming
  • Slew rate control on individual outputs
  • Enhanced data security features
  • Excellent quality and reliability
  • Endurance exceeding 10,000 program/erase cycles
  • 20 year data retention
  • ESD protection exceeding 2,000V
  • Pin-compatible with 5V-core XC9536 device in the 44-pin PLCC package and the 48-pin CSP package