RENESAS R5F5630ADDLK#U0

Fabricante	RENESAS
N.º de pieza fab.	R5F5630ADDLK#U0
Nº LCSC	C1343626
Emb.	TFLGA-145(7x7)
Número de Cliente
Atrib. clave	RX 32 Bit 100MHz TFLGA-145(7x7) Microcontrollers RoHS
Hoja de Datos	RENESAS R5F5630ADDLK#U0
Piezas alternativas	7

Especificaciones del Producto

Todo

Tipo	Descripción
Categoría	Integrated Circuits (ICs)/Embedded/Microcontrollers
Fabricante	RENESAS
Emb.	TFLGA-145(7x7)
DAC (Bit)	10bit
ADC (Bit)	12bit;10bit
Number of I/O	117
Operating Temperature	-40℃~+85℃
Voltage - Supply	2.7V~3.6V
Program Memory Type	FLASH
EEPROM	32KB
Program Storage Size	768KB
CPU Core	RX
Core Size	32 Bit
CPU Maximum Speed	100MHz
Oscillator Type	Built-in

Tipo	Descripción
Categoría	Integrated Circuits (ICs)/Embedded/Microcontrollers
Fabricante	RENESAS
Emb.	TFLGA-145(7x7)
DAC (Bit)	10bit
ADC (Bit)	12bit;10bit
Number of I/O	117
Operating Temperature	-40℃~+85℃
Voltage - Supply	2.7V~3.6V

Ayuda y comentariosMostrar productos similares (0) >

Características

Traducción por IA

32-bit RX CPU core
Max. operating frequency: 100 MHz Capable of 165 DMIPS in operation at 100 MHz
Single precision 32-bit IEEE-754 floating point
Two types of multiply-and-accumulation unit (between memories and between registers)
32-bit multiplier (fastest instruction execution takes one CPU clock cycle)
Divider (fastest instruction execution takes two CPU clock cycles)
Fast interrupt
CISC Harvard architecture with 5-stage pipeline
Variable-length instructions: Ultra-compact code
Supports the memory protection unit (MPU)
Two types of debugging interfaces: JTAG and FINE (two-line)
Low-power design and architecture
Operation from a single 2.7- to 3.6-V supply
Low power consumption: A product that supports all peripheral functions draws only 500 μA/MHz
RTC is capable of operation from a dedicated power supply (min operating voltage: 2.3 V)
Four low-power modes
On-chip main flash memory, no wait states
100-MHz operation, 10-ns read cycle (no wait states)
384-Kbyte to 2-Mbyte capacities
User code is programmable by on-board or off-board programming
On-chip data flash memory
Max. 32 Kbytes, reprogrammable up to 100,000 times
Programming/erasing as background operations (BGOs)
On-chip SRAM, no wait states
32- to 128-Kbyte capacities
For instructions and operands
Can provide backup on deep software standby
DMA
DMAC: Incorporates four channels
DTC
Reset and supply management
Power-on reset (POR)
Low voltage detection (LVD) with voltage settings
Clock functions
External crystal oscillator or internal PLL for operation at 4 to 16 MHz
Internal 125-kHz LOCO and 50-MHz HOCO
125-kHz clock for the IWDT
Frequency of the oscillator for sub-clock generation: 32 kHz
Real-time clock
Adjustment functions (30 seconds, leap year, and error)
Time capture function (for capturing times in response to event-signal input on external pins)
Independent watchdog timer
125-kHz LOCO clock operation
Useful functions for IEC60730 compliance
Oscillation-stop detection, frequency measurement, CRC, IWDT, self-diagnostic function for the A/D converter, etc.
Up to 22 communications interfaces
USB 2.0 full-speed function interface (1 channel)
CAN (compliant with ISO11898-1), incorporating 32 mailboxes (up to 3 channels)
SCI with multiple functionalities (up to 13 channels) Choose from among asynchronous mode, clock-synchronous mode, smart-card interface mode, simple SPI, simple I2C, and extended serial mode
I2C bus interface for transfer at up to 1 Mbps (up to 4 channels)
RSPI for high-speed transfer (up to 3 channels)
External address space
8 CS areas (8×16 Mbytes)
Multiplexed address data or separate address lines are selectable per area
8-, 16-, or 32-bit bus space is selectable per area
Up to 20 extended-function timers
16-bit MTU2: input capture, output capture, complementary PWM output, phase-counting mode (6 channels)
16-bit TPU: input capture, output capture, phase-counting mode (12 channels)
8-bit TMR (4 channels)
16-bit compare-match timers (4 channels)
A/D converter for 1-MHz operation
Up to 21 12-bit channels, and incorporating 1 sample-and-hold circuit
Up to 8 10-bit channels, and incorporating 1 sample-and-hold circuit
Addition of results of A/D conversion (in the 12-bit A/D converter)
self-diagnosis (for the 10-bit A/D converter)
Temperature sensor for measuring temperature within the chip
Register write protection function can protect values in important registers against overwriting
Up to 148 general I/O port pins for GPIO
5-V tolerance, open drain, input pull-up, switchable driving ability
Unique ID
16-byte ID code is provided for each chip (only for the G version)
Operating temp. range
D version: -40 to +85℃
G version: -40 to +105℃

Agotado

Avisarme

Mínimo: 1Múltiplo: 1Unidad de venta: Piece

Añadir a la Lista BOM

Cant.	Prec. unit.(Solo como referencia)	Importo total
1+	$ 13.0223	$ 13.02
200+	$ 5.0395	$ 1007.90
416+	$ 4.8635	$ 2023.22
832+	$ 4.7755	$ 3973.22
Encapsulado Estándar416/Full Tray

¿Mejor precio por mayor cantidad?

Especificaciones del Producto

Todo

Tipo	Descripción
Categoría	Integrated Circuits (ICs)/Embedded/Microcontrollers
Fabricante	RENESAS
Emb.	TFLGA-145(7x7)
DAC (Bit)	10bit
ADC (Bit)	12bit;10bit
Number of I/O	117
Operating Temperature	-40℃~+85℃
Voltage - Supply	2.7V~3.6V
Program Memory Type	FLASH
EEPROM	32KB
Program Storage Size	768KB
CPU Core	RX
Core Size	32 Bit
CPU Maximum Speed	100MHz
Oscillator Type	Built-in

Tipo	Descripción
Categoría	Integrated Circuits (ICs)/Embedded/Microcontrollers
Fabricante	RENESAS
Emb.	TFLGA-145(7x7)
DAC (Bit)	10bit
ADC (Bit)	12bit;10bit
Number of I/O	117
Operating Temperature	-40℃~+85℃
Voltage - Supply	2.7V~3.6V

Ayuda y comentariosMostrar productos similares (0) >

Características

Traducción por IA

32-bit RX CPU core
Max. operating frequency: 100 MHz Capable of 165 DMIPS in operation at 100 MHz
Single precision 32-bit IEEE-754 floating point
Two types of multiply-and-accumulation unit (between memories and between registers)
32-bit multiplier (fastest instruction execution takes one CPU clock cycle)
Divider (fastest instruction execution takes two CPU clock cycles)
Fast interrupt
CISC Harvard architecture with 5-stage pipeline
Variable-length instructions: Ultra-compact code
Supports the memory protection unit (MPU)
Two types of debugging interfaces: JTAG and FINE (two-line)
Low-power design and architecture
Operation from a single 2.7- to 3.6-V supply
Low power consumption: A product that supports all peripheral functions draws only 500 μA/MHz
RTC is capable of operation from a dedicated power supply (min operating voltage: 2.3 V)
Four low-power modes
On-chip main flash memory, no wait states
100-MHz operation, 10-ns read cycle (no wait states)
384-Kbyte to 2-Mbyte capacities
User code is programmable by on-board or off-board programming
On-chip data flash memory
Max. 32 Kbytes, reprogrammable up to 100,000 times
Programming/erasing as background operations (BGOs)
On-chip SRAM, no wait states
32- to 128-Kbyte capacities
For instructions and operands
Can provide backup on deep software standby
DMA
DMAC: Incorporates four channels
DTC
Reset and supply management
Power-on reset (POR)
Low voltage detection (LVD) with voltage settings
Clock functions
External crystal oscillator or internal PLL for operation at 4 to 16 MHz
Internal 125-kHz LOCO and 50-MHz HOCO
125-kHz clock for the IWDT
Frequency of the oscillator for sub-clock generation: 32 kHz
Real-time clock
Adjustment functions (30 seconds, leap year, and error)
Time capture function (for capturing times in response to event-signal input on external pins)
Independent watchdog timer
125-kHz LOCO clock operation
Useful functions for IEC60730 compliance
Oscillation-stop detection, frequency measurement, CRC, IWDT, self-diagnostic function for the A/D converter, etc.
Up to 22 communications interfaces
USB 2.0 full-speed function interface (1 channel)
CAN (compliant with ISO11898-1), incorporating 32 mailboxes (up to 3 channels)
SCI with multiple functionalities (up to 13 channels) Choose from among asynchronous mode, clock-synchronous mode, smart-card interface mode, simple SPI, simple I2C, and extended serial mode
I2C bus interface for transfer at up to 1 Mbps (up to 4 channels)
RSPI for high-speed transfer (up to 3 channels)
External address space
8 CS areas (8×16 Mbytes)
Multiplexed address data or separate address lines are selectable per area
8-, 16-, or 32-bit bus space is selectable per area
Up to 20 extended-function timers
16-bit MTU2: input capture, output capture, complementary PWM output, phase-counting mode (6 channels)
16-bit TPU: input capture, output capture, phase-counting mode (12 channels)
8-bit TMR (4 channels)
16-bit compare-match timers (4 channels)
A/D converter for 1-MHz operation
Up to 21 12-bit channels, and incorporating 1 sample-and-hold circuit
Up to 8 10-bit channels, and incorporating 1 sample-and-hold circuit
Addition of results of A/D conversion (in the 12-bit A/D converter)
self-diagnosis (for the 10-bit A/D converter)
Temperature sensor for measuring temperature within the chip
Register write protection function can protect values in important registers against overwriting
Up to 148 general I/O port pins for GPIO
5-V tolerance, open drain, input pull-up, switchable driving ability
Unique ID
16-byte ID code is provided for each chip (only for the G version)
Operating temp. range
D version: -40 to +85℃
G version: -40 to +105℃

C1343626 Biblioteca EasyEDA

This image shows the pinout diagram of R5F5630ADDLK#U0

This image shows the footprint diagram of R5F5630ADDLK#U0

Cumplimiento & Códigos de Exportación

Tipo	Detalles
RoHS	ROHS3 Compliant
ECCN	3A991A2
CNHTS	8542319090
USHTS
TARIC
CAHTS
BRHTS
INHTS
MXHTS

Tipo	Detalles
RoHS	ROHS3 Compliant
ECCN	3A991A2
CNHTS	8542319090
USHTS
TARIC

Tipo	Detalles
CAHTS
BRHTS
INHTS
MXHTS

Piezas alternativas

MPN	Fabricante	Empaque	Precio unitario
R5F5630ACDLK#U0	RENESAS	TFLGA-145(7x7)	$ 12.6843
R5F5630BDDLK#U0	RENESAS	TFLGA-145(7x7)	$ 12.9745
R5F5630BCDLK#U0	RENESAS	TFLGA-145(7x7)	$ 7.6151
R5F5630DDDLK#U0	RENESAS	TFLGA-145(7x7)	$ 34.8152
R5F5630DCDLK#U0	RENESAS	TFLGA-145(7x7)	$ 34.7718
R5F5630EDDLK#U0	RENESAS	TFLGA-145(7x7)	$ 20.9096
R5F5630ECDLK#U0	RENESAS	TFLGA-145(7x7)	$ 15.9518