LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
NXP MPC8535BVJANGA product image
Images for reference only

NXP MPC8535BVJANGA

Manufacturer
NXP
MPN
MPC8535BVJANGA
LCSC Part #
C3229704
Packaging
FCPBGA-783(29x29)
Customer #
Key Attributes
Others FCPBGA-783(29x29) Microprocessors
DatasheetNXP MPC8535BVJANGA
Every Order Guarantee
100% Authentic · 30-Day Return or Replacement
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 177.7674$ 177.77
200+$ 68.7934$ 13758.68
500+$ 66.3772$ 33188.60
1,000+$ 65.1813$ 65181.30
Standard Packaging36/Full Tray
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Embedded/Microprocessors
ManufacturerNXP
PackagingFCPBGA-783(29x29)
Features-
CPU CoreOthers
Help & FeedbackShow similar products (0) >

Features

AI Translation
  • High-performance, 32-bit e500 core, scaling up to 1.25 GHz, that implements the Power Architecture technology
  • 36-bit physical addressing
  • Double-precision embedded floating point APU using 64-bit operands
  • Embedded vector and scalar single-precision floating-point APUs using 32- or 64-bit operands
  • Memory management unit (MMU)
  • Integrated L1/L2 cache
  • L1 cache—32-Kbyte data and 32-Kbyte instruction
  • L2 cache—512-Kbyte (8-way set associative)
  • DDR2/DDR3 SDRAM memory controller with full ECC support
  • One 64-bit/32-bit data bus
  • Up to 250-MHz clock (500-MHz data rate)
  • Supporting up to 16 Gbytes of main memory
  • Using ECC, detects and corrects all single-bit errors and detects all double-bit errors and all errors within a nibble
  • Invoke a level of system power management by asserting MCKE SDRAM signal on-the-fly to put the memory into a low-power sleep mode
  • Both hardware and software options to support battery-backed main memory
  • Integrated security engine (SEC) optimized to process all the algorithms associated with IPsec, IKE, SSL/TLS, iSCSI, SRTP, IEEE Std 802.16e, and 3GPP
  • XOR engine for parity checking in RAID storage applications
  • Enhanced Serial peripheral interfaces (eSPI)
  • Support boot capability from eSPI
  • Two enhanced three-speed Ethernet controllers (eTSECs) with SGMII support
  • Three-speed support (10/100/1000 Mbps)
  • Two IEEE Std 802.3μ, IEEE 802.3u, IEEE 802.3x, IEEE 802.3z, IEEE 802.3ac, IEEE 802.3ab, and IEEE Std 1588-compatible controllers
  • Support for various Ethernet physical interfaces: GMII, TBI, RTBI, RGMII, MII, RGMII, RMII, and SGMII
  • Support TCP/IP acceleration and QOS features
  • MAC address recognition and RMON statistics support
  • Support ARP parsing and generating wake-up events based on the parsing results while in deep sleep mode
  • Support accepting and storing packets while in deep sleep mode
  • High-speed interfaces (multiplexed) supporting:
  • Two PCI Express interfaces
  • PCI Express 1.0a compatible
  • One x4/x2/x1 PCI Express interface
  • Two x2/x1 ports
  • One SGMII interface
  • One Serial ATA (SATA) controller supports SATA I and SATA I data rates
  • PCI 2.2 compatible PCI controller
  • Two universal serial bus (USB) dual-role controllers comply with USB specification revision 2.0
  • 133-MHz, 32-bit, enhanced local bus (eLBC) with memory controller
  • Enhanced secured digital host controller (eSDHC) used for SD/MMC card interface
  • Support boot capability from eSDHC
  • Integrated four-channel DMA controller
  • Dual I²C and dual universal asynchronous receiver/transmitter (DUART) support
  • Programmable interrupt controller (PIC)
  • Power management, low standby power
  • Support Doze, Nap, Sleep, Jog, and Deep Sleep mode
  • PMC wake on: LAN activity, USB connection or remote wakeup, GPIO, internal timer, or external interrupt event
  • System performance monitor
  • IEEE Std 1149.1-compatible, JTAG boundary scan