LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Nexperia 74LVC125AD,118 product image
  • 74LVC125AD,118 thumbnail 1
  • 74LVC125AD,118 thumbnail 2
  • 74LVC125AD,118 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74LVC125AD,118

Manufacturer
MPN
74LVC125AD,118
LCSC Part #
C6057
Packaging
SOIC-14
Customer #
Key Attributes
Quad buffer/line driver with 5 V tolerant input/outputs; 3-state
DatasheetNexperia 74LVC125AD,118
RoHS Compliance1 documents available
Alternative Parts4
In-Stock: 1,855
1,855 In stock, ships now
Minimum: 5Multiple: 5Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.177$ 0.89
50+$ 0.1412$ 7.06
150+$ 0.1259$ 18.89
500+$ 0.1067$ 53.35
2,500+$ 0.0982$ 245.50
5,000+$ 0.0931$ 465.50
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerNexperia
PackagingSOIC-14
Input typeSchmitt trigger
Voltage - Supply1.2V~3.6V
Output TypeTri-State
Operating Temperature-40℃~+125℃
Quiescent Supply Current40uA
Current - Output High(IOH)24mA
Series74LVC
Current - Output Low(IOL)24mA
Number of Bits per Element1
Channel TypeUnidirectional
FeaturesOutput enable;Power-off isolation;Level shifting
Number of Elements4
Propagation Delay2.5ns@3.3V,50pF

Introduction

AI Translation

The 74LVC125A is a quad buffer/line driver with 3-state outputs controlled by the output enable inputs (nOE). A HIGH on nOE causes the outputs to assume a high impedance OFF-state. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Overvoltage tolerant inputs to 5.5 V
  • Wide supply voltage range from 1.2 V to 3.6 V
  • CMOS low power consumption
  • Direct interface with TTL levels
  • Complies with JEDEC standard: JESD8-7A (1.65 V to 1.95 V)
  • JESD8-5A (2.3 V to 2.7 V) JESD8-C/JESD36 (2.7 V to 3.6 V)
  • IOFF circuitry provides partial Power-down mode operation
  • ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃

Applications

AI Translation
  • Level translator for mixed 3.3V and 5V environments

Alternative Parts

MPNManufacturerPackagingAvailabilityUnit Price
74LVC126AD-Q100JNexperiaSO-1412$ 0.4145
74LVC126AD,112NexperiaSO-145$ 0.7245
74LVC126AD,118NexperiaSOIC-140$ 0.2199
74LVC125AD-Q100JNexperiaSO-140$ 0.1216