Images for reference only
EDA ModelsEasyEDA
GSI Technology GS8256436GD-400I
| Manufacturer | GSI TechnologyAsian Brands |
| MPN | GS8256436GD-400I |
| LCSC Part # | C5720102 |
| Packaging | FPBGA-165(13x15) |
| Customer # | |
| Key Attributes | 288Mbit FPBGA-165(13x15) Memory RoHS |
| Datasheet | GSI Technology GS8256436GD-400I |
Products Specifications
All
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Memory/Memory | |
| Manufacturer | GSI Technology | |
| Packaging | FPBGA-165(13x15) | |
| Operating Temperature | -40℃~+100℃ | |
| Features | Auto power-down function;Boundary scan (JTAG) function | |
| Memory Size | 288Mbit | |
| Voltage - Supply | 2.3V~2.7V;-;3V~3.6V | |
| Access Time | - | |
| Standby Supply Current | 210mA | |
| Interface | - |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Memory/Memory | |
| Manufacturer | GSI Technology | |
| Packaging | FPBGA-165(13x15) | |
| Operating Temperature | -40℃~+100℃ | |
| Features | Auto power-down function;Boundary scan (JTAG) function |
| Type | Description | |
|---|---|---|
| Memory Size | 288Mbit | |
| Voltage - Supply | 2.3V~2.7V;-;3V~3.6V | |
| Access Time | - | |
| Standby Supply Current | 210mA | |
| Interface | - |
Help & FeedbackShow similar products (0) >
Introduction
AI Translation
GS8256418/36 is a 301,989,888-bit high-performance synchronous SRAM featuring a 2-bit burst address counter. Originally developed to support Level 2 cache applications for high-performance CPUs, the device is now also suited for a broad range of synchronous SRAM applications, from DSP main memory to network chipset support.
Features
AI Translation
- FT pin supports user-configurable flow-through or pipelined operation
- Selectable single/double cycle deselect
- Compatible with IEEE 1149.1 JTAG boundary scan
- ZQ mode pin supports user-selectable high/low output drive strength
- 2.5V +10%/-10% core supply
- 3.3V +10%/-10% core supply
- 2.5V or 3.3V I/O supply
- LBO pin for linear or interleaved burst mode
- Internal input resistors on mode pins allow pins to float
- Supports byte write and/or global write operations
- Internal self-timed write cycle
- ZZ pin for automatic power-down
- RoHS-compliant 119-ball and 165-ball BGA packages
Applications
AI Translation
- Digital signal processor main memory
- Network chipset support
- Synchronous SRAM applications
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
| Qty | Unit Price(Reference Only) | Total Amount |
|---|---|---|
| 1+ | $ 1254.2316 | $ 1254.23 |
| 200+ | $ 500.4468 | $ 100089.36 |
| 500+ | $ 483.724 | $ 241862.00 |
| 1,000+ | $ 475.461 | $ 475461.00 |
Standard Packaging10/Full Tray | ||
Better price for more quantity?
$
Products Specifications
All
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Memory/Memory | |
| Manufacturer | GSI Technology | |
| Packaging | FPBGA-165(13x15) | |
| Operating Temperature | -40℃~+100℃ | |
| Features | Auto power-down function;Boundary scan (JTAG) function | |
| Memory Size | 288Mbit | |
| Voltage - Supply | 2.3V~2.7V;-;3V~3.6V | |
| Access Time | - | |
| Standby Supply Current | 210mA | |
| Interface | - |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Memory/Memory | |
| Manufacturer | GSI Technology | |
| Packaging | FPBGA-165(13x15) | |
| Operating Temperature | -40℃~+100℃ | |
| Features | Auto power-down function;Boundary scan (JTAG) function |
| Type | Description | |
|---|---|---|
| Memory Size | 288Mbit | |
| Voltage - Supply | 2.3V~2.7V;-;3V~3.6V | |
| Access Time | - | |
| Standby Supply Current | 210mA | |
| Interface | - |
Help & FeedbackShow similar products (0) >
Introduction
AI Translation
GS8256418/36 is a 301,989,888-bit high-performance synchronous SRAM featuring a 2-bit burst address counter. Originally developed to support Level 2 cache applications for high-performance CPUs, the device is now also suited for a broad range of synchronous SRAM applications, from DSP main memory to network chipset support.
Features
AI Translation
- FT pin supports user-configurable flow-through or pipelined operation
- Selectable single/double cycle deselect
- Compatible with IEEE 1149.1 JTAG boundary scan
- ZQ mode pin supports user-selectable high/low output drive strength
- 2.5V +10%/-10% core supply
- 3.3V +10%/-10% core supply
- 2.5V or 3.3V I/O supply
- LBO pin for linear or interleaved burst mode
- Internal input resistors on mode pins allow pins to float
- Supports byte write and/or global write operations
- Internal self-timed write cycle
- ZZ pin for automatic power-down
- RoHS-compliant 119-ball and 165-ball BGA packages
Applications
AI Translation
- Digital signal processor main memory
- Network chipset support
- Synchronous SRAM applications
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | ROHS3 Compliant |
| ECCN | EAR99 |
| CNHTS | 8542329000 |
| USHTS | 8542320071 |
| TARIC | 8542329000 |
| CAHTS | 8542330000 |
| BRHTS | 85423299 |
| INHTS | 85423200 |
| MXHTS | 8542.32.99 |
| Type | Details |
|---|---|
| RoHS | ROHS3 Compliant |
| ECCN | EAR99 |
| CNHTS | 8542329000 |
| USHTS | 8542320071 |
| TARIC | 8542329000 |
| Type | Details |
|---|---|
| CAHTS | 8542330000 |
| BRHTS | 85423299 |
| INHTS | 85423200 |
| MXHTS | 8542.32.99 |