LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
Nexperia 74LVC1G80GX,125 product image
  • 74LVC1G80GX,125 thumbnail 1
  • 74LVC1G80GX,125 thumbnail 2
  • 74LVC1G80GX,125 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74LVC1G80GX,125

Manufacturer
Nexperia
MPN
74LVC1G80GX,125
LCSC Part #
C548435
Packaging
X2-SON-5-EP(0.8x0.8)
Customer #
Key Attributes
Single D-type flip-flop; positive-edge trigger
DatasheetNexperia 74LVC1G80GX,125
RoHS Compliance1 documents available
In-Stock: 425
425 In stock, ships now
Minimum: 5Multiple: 5Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.3309$ 1.65
50+$ 0.2627$ 13.14
150+$ 0.2335$ 35.03
500+$ 0.197$ 98.50
2,500+$ 0.1808$ 452.00
5,000+$ 0.171$ 855.00
Standard Packaging10000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Flip Flops
ManufacturerNexperia
PackagingX2-SON-5-EP(0.8x0.8)
Voltage - Supply1.65V~5.5V
Number of Bits per Element1
Output Type-
Operating Temperature-40℃~+125℃
Series74LVC Series
Synchronous/Asynchronous-
Number of Elements1
Current - Output High(IOH)32mA
Current - Output Low(IOL)32mA
Setup Time-
Quiescent Current100nA
Hold Time-100ps
Propagation Delay4.5ns@5V,50pF
Trigger TypeRising Edge
Help & FeedbackShow similar products (0) >

Introduction

AI Translation

The 74LVC1G80 is a single positive-edge triggered D-type flip-flop. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and its complement will appear at the Q(overline) output. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range from 1.65 V to 5.5 V
  • Overvoltage tolerant inputs to 5.5 V
  • High noise immunity
  • ±24 mA output drive (VCC = 3.0 V)
  • CMOS low power dissipation
  • Direct interface with TTL levels
  • IOFF circuitry provides partial Power-down mode operation
  • Latch-up performance exceeds 250 mA
  • Complies with JEDEC standard:
    • JESD8-7 (1.65 V to 1.95 V)
    • JESD8-5 (2.3 V to 2.7 V)
    • JESD8C (2.7 V to 3.6 V)
    • JESD36 (4.5 V to 5.5 V)
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃