LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
ADI AD9637BCPZRL7-80 product image
Images for reference only

ADI AD9637BCPZRL7-80

Manufacturer
MPN
AD9637BCPZRL7-80
LCSC Part #
C653667
Packaging
LFCSP-64(9x9)
Customer #
Key Attributes
Serial port 1.7V~1.9V LFCSP-64(9x9) Analog to Digital Converters (ADC) RoHS
DatasheetADI AD9637BCPZRL7-80
RoHS Compliance1 documents available
Alternative Parts1
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 217.6293$ 217.63
200+$ 84.221$ 16844.20
500+$ 81.2606$ 40630.30
1,000+$ 79.7974$ 79797.40
Standard Packaging750/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Data Acquisition/Analog to Digital Converters (ADC)
ManufacturerADI
PackagingLFCSP-64(9x9)
Operating Temperature-40℃~+85℃
InterfaceSerial port
Quiescent Current (Iq)-
Voltage - Supply1.7V~1.9V
Number of Channels8
Integral non - linearity1.2LSB
Voltage ReferenceBuilt-in
Clock/OscillatorExternal
Clock Frequency80MHz;10MHz~640MHz
FeaturesSynchronous triggering;Multi-chip synchronization
Resolution(Bits)80MHz;12
S/N Ratio71.5dB
DNL (LSB)0.4LSB
ADC architecturePipeline
Programmable GainNot supported

Introduction

AI Translation

The AD9637 is an octal, 12-bit, 40/80 MSPS analog-to-digital converter (ADC) with an on-chip sample-and-hold circuit designed for low cost, low power, small size, and ease of use. The product operates at a conversion rate of up to 80 MSPS and is optimized for outstanding dynamic performance and low power in applications where a small package size is critical. The ADC requires a single 1.8 V power supply and LVPECL-/ CMOS-/LVDS-compatible sample rate clock for full performance operation. No external reference or driver components are required for many applications. The ADC automatically multiplies the sample rate clock for the appropriate LVDS serial data rate. A data clock output (DCO) for capturing data on the output and a frame clock output (FCO) for signaling a new output byte are provided. Individual channel power-down is supported and typically consumes less than 2 mW when all channels are disabled. The ADC contains several features designed to maximize flexibility and minimize system cost, such as programmable clock and data alignment and programmable digital test pattern generation. The available digital test patterns include built-in deterministic and pseudorandom patterns, along with custom userdefined test patterns entered via the serial port interface (SPI). The AD9637 is available in a RoHS-compliant, 64-lead LFCSP. It is specified over the industrial temperature range of -40°C to +85°C.

Features

AI Translation
  • Low power: 60 mW per channel at 80 MSPS with scalable power options
  • SNR = 71.5 dBFS (to Nyquist)
  • SFDR = 92 dBc (to Nyquist)
  • DNL = ±0.4 LSB (typical), INL = ±0.5 LSB (typical)
  • Serial LVDS (ANSI-644, default) Low power, reduced signal option (similar to IEEE 1596.3)
  • Data and frame clock outputs
  • 650 MHz full power analog bandwidth
  • 2 V p-p differential input voltage range
  • 1.8 V supply operation
  • Serial port control
  • Full chip and individual channel power-down modes
  • Flexible bit orientation
  • Built-in and custom digital test pattern generation
  • Programmable clock and data alignment
  • Programmable output resolution
  • Standby mode

Applications

AI Translation
  • Medical imaging and nondestructive ultrasound
  • Portable ultrasound and digital beam-forming systems
  • Quadrature radio receivers
  • Diversity radio receivers
  • Optical networking
  • Test equipment

Alternative Parts

MPNManufacturerPackagingAvailabilityUnit Price
AD9222ABCPZ-65ADILFCSP-64(9x9)0$ 218.489