LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Rochester Electronics TP82530-6 product image
Images for reference only

Rochester Electronics TP82530-6

Manufacturer
MPN
TP82530-6
LCSC Part #
C3228540
Packaging
-
Customer #
Key Attributes
Microcontrollers
DatasheetRochester Electronics TP82530-6
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 24.575$ 24.58
200+$ 9.5109$ 1902.18
500+$ 9.1761$ 4588.05
1,000+$ 9.011$ 9011.00
Standard Packaging1/Full Bag
Better price for more quantity?
$

Products Specifications

All

Introduction

AI Translation

The Intel 82530 Serial Communications Controller is a dual-channel, multiprotocol data communications peripheral designed to interface high-speed communication lines using asynchronous, byte-synchronous, and bit-synchronous protocols with Intel microprocessor-based systems. The device can be configured to meet a wide range of serial communications applications, incorporating sophisticated internal functions including an on-chip baud rate generator, digital phase-locked loop, multiple data encoding/decoding schemes, and a crystal oscillator to minimize the need for external logic. In addition, its diagnostic capabilities (auto-echo and local loopback) allow users to detect and isolate faults in the network, greatly enhancing system reliability and fault isolation. The SCC supports asynchronous formats, byte-oriented synchronous protocols (such as IBM Bisync), and bit-oriented synchronous protocols (such as HDLC and IBM SDLC). The device can interface with Intel MCS51/96, iAPX86/88/186, and 188 series microprocessors in polled, interrupt-driven, or DMA-driven modes. The SCC is fabricated using Intel's high-performance HMOS technology and is a 40-pin device. Maximum bit rates (with a 6 MHz system clock) are: 1.5 Mbps in external clock mode, 375 Kbps in self-clocked mode (FM encoding), 187 Kbps (NRZI encoding), and 93 Kbps in asynchronous mode. Supports NRZ, NRZI, or FM data encoding/decoding. Asynchronous mode supports 5–8 bit characters; odd, even, or no parity; 1, 1.5, or 2 stop bits; independent transmit and receive clocks; programmable clock rate of 1X, 16X, 32X, or 64X; error detection including framing errors, overrun, and parity errors; break detection and generation. Bit-synchronous mode supports SDLC loop/non-loop operation; CRC-16 or CCITT generation and detection; abort generation and detection; I-field residue handling; CCITT X.25 compatibility. Byte-synchronous mode supports internal or external character synchronization (1 or 2 characters); automatic CRC generation and checking (CRC-16 or CCITT); IBM Bisync protocol compatibility.