LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
AMD/XILINX XC9536XL-7VQ64C product image
Images for reference only

AMD/XILINX XC9536XL-7VQ64C

Manufacturer
AMD/XILINX
MPN
XC9536XL-7VQ64C
LCSC Part #
C1521372
Packaging
QFP-64(10x10)
Customer #
Key Attributes
QFP-64(10x10) FPGAs (Field Programmable Gate Array)
DatasheetAMD/XILINX XC9536XL-7VQ64C
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 3.2756$ 3.28
200+$ 1.2684$ 253.68
500+$ 1.224$ 612.00
1,000+$ 1.2018$ 1201.80
Standard Packaging160/Full Tray
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Embedded/FPGAs (Field Programmable Gate Array)
ManufacturerAMD/XILINX
PackagingQFP-64(10x10)
Help & FeedbackShow similar products (0) >

Introduction

AI Translation

The XC9536XL is a 3.3V CPLD targeted for high-performance, low-voltage applications in leading-edge communications and computing systems. It is comprised of two

Features

AI Translation
  • 5 ns pin-to-pin logic delays
  • System frequency up to 178 MHz
  • 36 macrocells with 800 usable gates
  • Available in small footprint packages 44-pin PLCC (34 user I/O pins) 44-pin VQFP (34 user I/O pins) 48-pin CSP (36 user I/O pins) 64-pin VQFP (36 user I/O pins)
  • Pb-free available for all packages
  • Optimized for high-performance 3.3V systems
  • Low power operation
  • 5V tolerant I/O pins accept 5 V, 3.3V, and 2.5V signals
  • 3.3V or 2.5V output capability
  • Advanced 0.35 micron feature size CMOS Fast FLASH technology
  • Advanced system features
  • In-system programmable
  • Superior pin-locking and routability with Fast CONNECT II switch matrix
  • Extra wide 54-input Function Blocks
  • Up to 90 product-terms per macrocell with individual product-term allocation
  • Local clock inversion with three global and one product-term clocks
  • Individual output enable per output pin
  • Input hysteresis on all user and boundary-scan pin inputs
  • Bus-hold circuitry on all user pin inputs
  • Full IEEE Standard 1149.1 boundary-scan (JTAG)
  • Fast concurrent programming
  • Slew rate control on individual outputs
  • Enhanced data security features
  • Excellent quality and reliability
  • Endurance exceeding 10,000 program/erase cycles
  • 20 year data retention
  • ESD protection exceeding 2,000V
  • Pin-compatible with 5V-core XC9536 device in the 44-pin PLCC package and the 48-pin CSP package