LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Nexperia 74LVC1G00GM,115 product image
  • 74LVC1G00GM,115 thumbnail 1
  • 74LVC1G00GM,115 thumbnail 2
  • 74LVC1G00GM,115 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74LVC1G00GM,115

Manufacturer
MPN
74LVC1G00GM,115
LCSC Part #
C548182
Packaging
XSON-6(1x1.5)
Customer #
Key Attributes
Single 2-input NAND gate
DatasheetNexperia 74LVC1G00GM,115
RoHS Compliance1 documents available
Alternative Parts7
In-Stock: 10
10 In stock, ships now
Minimum: 5Multiple: 5Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1475$ 0.74
50+$ 0.1444$ 7.22
150+$ 0.1422$ 21.33
500+$ 0.1401$ 70.05
Standard Packaging5000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerNexperia
PackagingXSON-6(1x1.5)
output type-
Input TypeSchmitt trigger
Logic Family74LVC
Voltage - Supply1.65V~5.5V
Output Logic Level - Low800mV
Propagation Delay5.5ns@5.5V,50pF
FeaturesLocal shutdown mode;Overvoltage-tolerant input
Input Logic Level - Low700mV;800mV
Input Logic Level - High1.7V;2V
Operating Temperature-40℃~+125℃
Output Logic Level - High2V
Quiescent Current(Iq)4uA
Current - Output High(IOH)24mA
Number of Channels1;2
Current - Output Low(IOL)32mA

Introduction

AI Translation

The 74LVC1G00 is a single 2 - input NAND gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt - trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range from 1.65 V to 5.5 V
  • Overvoltage tolerant inputs to 5.5 V
  • High noise immunity
  • CMOS low power dissipation
  • IOFF circuitry provides partial Power - down mode operation
  • ±24 mA output drive (VCC = 3.0 V)
  • Latch - up performance exceeds 250 mA
  • Direct interface with TTL levels
  • Complies with JEDEC standard: JESD8 - 7 (1.65 V to 1.95 V)
  • JESD8 - 5 (2.3 V to 2.7 V)
  • JESD8C (2.7 V to 3.6 V)
  • JESD36 (4.5 V to 5.5 V)
  • ESD protection: HBM: ANSI/ESDA/JEDEC JS - 001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS - 002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from - 40 ℃ to + 85 ℃ and - 40 ℃ to + 125 ℃

Applications

AI Translation
  • Level translator for mixed 3.3 V and 5 V environments
  • TTL-level interface

Alternative Parts

MPNManufacturerPackagingAvailabilityUnit Price
EM74LVC1G00GMEnergyMathDFN-6(1x1.5)2,985$ 0.1101
SN74LVC1G00DRYRTISON-6(1x1.5)875$ 0.1519
74LVC1G00GM,132NexperiaXSON-6(1x1.5)0$ 0.0751
74LVC1G38GM,115NexperiaXSON-6(1x1.5)0$ 0.0751
74LVC1G38GM,132NexperiaXSON-6(1x1.5)0$ 0.0751
SN74LVC1G38DRYRTIUSON-6(1x1.5)0$ 0.5964
SN74LVC1G00DRY2TISON-6(1x1.5)0$ 0.1227