LCSC Electronics logoLCSC Electronics svg logo
Iniciar sesión
USD
TI CD4013BE product image
  • CD4013BE thumbnail 1
  • CD4013BE thumbnail 2
  • CD4013BE thumbnail 3
  • Diagrama de pines
  • Footprint
Imágenes ilustrativas

TI CD4013BE

Fabricante
N.º de pieza fab.
CD4013BE
Nº LCSC
C5199
Emb.
DIP-14
Número de Cliente
Atrib. clave
CMOS Dual D-Type Flip-Flop
Hoja de DatosTI CD4013BE
Cumplimiento RoHS2 documentos disponibles
Piezas alternativas10
En stock: 2,809
2,809 En stock, envío inmediato
Mínimo: 1Múltiplo: 1Unidad de venta: Piece
Añadir a la Lista BOM
Cant.Prec. unit.Importo total
1+$ 0.5277$ 0.53
10+$ 0.4196$ 4.20
25+$ 0.3737$ 9.34
100+$ 0.3147$ 31.47
500+$ 0.2901$ 145.05
1,000+$ 0.2737$ 273.70
Encapsulado Estándar25/Full Tube
¿Mejor precio por mayor cantidad?
$

Especificaciones del Producto

Todo
TipoDescripción
CategoríaIntegrated Circuits (ICs)/Logic/Flip Flops
FabricanteTI
Emb.DIP-14
Voltage - Supply3V~18V
Number of Bits per Element1
Output TypeComplementary
Operating Temperature-55℃~+125℃
Series4000B Series
Synchronous/AsynchronousAsynchronous
Number of Elements2
Current - Output High(IOH)6.8mA
Current - Output Low(IOL)6.8mA
Setup Time20ns
Quiescent Current4uA
Hold Time2ns
Propagation Delay90ns@15V,50pF
Trigger TypeRising Edge

Descripción

Traducción por IA

CD40138 consists of two identical, independent data-type flip-flops. Each flip-flop has independent data, set, reset, and clock inputs and Q and Q' outputs. These devices can be used for shift register applications, and, by connecting Q output to the data input, for counter and toggle applications. The logic level present at the D input is transferred to the Q output during the positive-going transition of the clock pulse. Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset line, respectively.

Características

Traducción por IA
  • Set-Reset capability
  • Static flip-flop operation - retains state indefinitely with clock level either "high" or "low"
  • Medium-speed operation - 16 MHz (typ.) clock toggle rate at 10V
  • Standardized symmetrical output characteristics
  • 100% tested for quiescent current at 20V
  • Maximum input current of 1μA at 18V over full package temperature range; 100 nA at 18V and 25℃
  • Noise margin (over full package temperature range): 1V at VDD = 5V, 2V at VDD = 10V, 2.5V at VDD = 15V
  • 5-V, 10-V and 15-V parametric ratings
  • Meets all requirements of JEDEC Tentative Standard No.13B, Standard Specifications for Description of 'B-Series CMOS Devices

Aplicaciones

Traducción por IA
  • Registers
  • Counters
  • Control circuits

Piezas alternativas

MPNFabricanteEmpaqueDisponibilidadPrecio unitario
CD4013BCDGREENMICRODIP-14890$ 0.1158
CD4013BE(LX)lingxingicDIP-14460$0.1256 $0.1322
CD4013ANHGSEMIDIP-14810$ 0.17
CD4013DA14.TBWuxi I-core ElecDIP-14270$ 0.1977
XD74LS74XINLUDADIP-1485$ 0.2773
SN74HC74N(LX)lingxingicDIP-14260$0.1356 $0.1427
SN74LS74ANTIPDIP-14406$ 0.7506
NTE74C74NTE ElectronicsPDIP-140$ 11.1163
TC4013BP(N,F)TOSHIBADIP-140$ 0.6205
JD54LS74SCATICDIP-140$ 459.619