LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Nexperia 74LVC1G79GX,125 product image
Images for reference only

Nexperia 74LVC1G79GX,125

Manufacturer
MPN
74LVC1G79GX,125
LCSC Part #
C548426
Packaging
X2-SON-5-EP(0.8x0.8)
Customer #
Key Attributes
Single D-type flip-flop; positive-edge trigger
DatasheetNexperia 74LVC1G79GX,125
RoHS Compliance1 documents available
Out of Stock
Notify Me
Minimum: 5Multiple: 5Sales Unit: Piece
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
5+$ 0.1787$ 0.89
50+$ 0.1497$ 7.49
150+$ 0.1352$ 20.28
500+$ 0.1243$ 62.15
2,500+$ 0.1156$ 289.00
5,000+$ 0.1112$ 556.00
Standard Packaging10000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Flip Flops
ManufacturerNexperia
PackagingX2-SON-5-EP(0.8x0.8)
Voltage - Supply1.65V~5.5V
Number of Bits per Element1
Output TypePush-Pull
Operating Temperature-40℃~+125℃
Series74LVC
Synchronous/Asynchronous-
Number of Elements1
Current - Output High(IOH)24mA
Current - Output Low(IOL)24mA
Quiescent Current100nA
Setup Time600ps
Hold Time-300ps
Propagation Delay2.2ns@3.3V,50pF
Trigger TypeRising Edge

Introduction

AI Translation

The 74LVC1G79 is a single positive-edge triggered D-type flip-flop. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and appear at the Q output. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The lOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range from 1.65 V to 5.5 V
  • Overvoltage tolerant inputs to 5.5 V
  • High noise immunity
  • CMOS low power dissipation
  • ±24 mA output drive (VCC = 3.0 V)
  • Direct interface with TTL levels
  • Latch-up performance exceeds 250 mA
  • IOFF circuitry provides partial Power-down mode operation
  • Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V), JESD8-5 (2.3 V to 2.7 V), JESD8C (2.7 V to 3.6 V), JESD36 (4.5 V to 5.5 V)
  • ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V, CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃

Applications

AI Translation
  • Converter for mixed 3.3V and 5V environments