LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Nexperia 74AUP1G17GMH product image
Images for reference only

Nexperia 74AUP1G17GMH

Manufacturer
MPN
74AUP1G17GMH
LCSC Part #
C3756952
Packaging
-
Customer #
Key Attributes
Schmitt trigger 0.8V~3.6V 1 1 3.3ns@3.3V,10pF Buffers, Drivers, Receivers, Transceivers
DatasheetNexperia 74AUP1G17GMH
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 2.6424$ 2.64
200+$ 1.0227$ 204.54
500+$ 0.9873$ 493.65
1,000+$ 0.9688$ 968.80
Standard Packaging1/Full Bag
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerNexperia
Packaging-
Current - Output High(IOH)4mA
Input typeSchmitt trigger
Series74AUP
Voltage - Supply0.8V~3.6V
Output Type-
Current - Output Low(IOL)4mA
Number of Bits per Element1
Channel Type-
FeaturesPower-off isolation
Operating Temperature-40℃~+125℃
Number of Elements1
Quiescent Supply Current900nA
Propagation Delay3.3ns@3.3V,10pF

Introduction

AI Translation

The 74AUP1G17 is a high-performance, low-power, low-voltage silicon gate CMOS device, superior to most advanced CMOS-compatible TTL families. The device ensures ultra-low static and dynamic power consumption across the entire VCC voltage range of 0.8 V to 3.6 V. The device features the IOFF function, making it fully suitable for partial power-down applications. The IOFF circuit disables the output, preventing destructive backflow current through the device during power-down. The 74AUP1G17 provides a single Schmitt-trigger buffer that transforms slowly changing input signals into well-defined, bounce-free output signals. The switching points differ between positive and negative input signals. The difference between the positive threshold voltage VT+ and the negative threshold voltage VT− is defined as the input hysteresis voltage VH.

Features

AI Translation
  • Wide supply voltage range from 0.8 V to 3.6 V
  • High noise immunity
  • Complies with JEDEC standards:
    • JESD8-12 (0.8 V to 1.3 V)
    • JESD8-11 (0.9 V to 1.65 V)
    • JESD8-7 (1.2 V to 1.95 V)
    • JESD8-5 (1.8 V to 2.7 V)
    • JESD8-B (2.7 V to 3.6 V)
  • ESD protection:
    • HBM JESD22-A114-C Class 3A. Exceeds 5000 V
    • MM JESD22-A115-A exceeds 200 V
    • CDM JESD22-C101-C exceeds 1000 V
  • Low static power consumption; ICC = 0.9 μA (maximum)
  • Latch-up performance exceeds 100 mA per JESD 78 Class II
  • Inputs accept voltages up to 3.6 V
  • Low noise overshoot and undershoot <10% of VCC
  • IOFF circuitry provides partial Power-down mode operation
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃