LCSC Electronics logoLCSC Electronics svg logo
Zaloguj
USD
TI SN74ABT273DWR product image
Zdjęcia poglądowe

TI SN74ABT273DWR

Producent
Nr części prod.
SN74ABT273DWR
Nr LCSC
C2859782
Opak.
SOIC-20-300mil
Numer Klienta
Klucz. cechy
4.5V~5.5V 8 1 6.5ns@5V,50pF SOIC-20-300mil Flip Flops RoHS
Karta KatalogowaTI SN74ABT273DWR
Zgodność z RoHS1 dokumentów dostępnych
Brak w magazynie
Powiadom mnie
Minimum: 1Wielokrotność: 1Jednostka sprzedaży: Piece
Dodaj do Listy BOM
Szt.Cena jedn.(Tylko do wglądu)Suma całkowita
1+$ 0.9925$ 0.99
200+$ 0.3853$ 77.06
500+$ 0.371$ 185.50
1,000+$ 0.3647$ 364.70
Standardowa Obudowa2000/Full Reel
Lepsza cena za większą ilość?
$

Specyfikacje Produktu

Wszystko
TypOpis
KategoriaIntegrated Circuits (ICs)/Logic/Flip Flops
ProducentTI
Opak.SOIC-20-300mil
Voltage - Supply4.5V~5.5V
Number of Bits per Element8
Output Type-
Operating Temperature-40℃~+85℃
Series74ABT Series
Synchronous/AsynchronousAsynchronous
Number of Elements1
Current - Output High(IOH)32mA
Current - Output Low(IOL)64mA
Setup Time2ns
Quiescent Current400uA
Hold Time1.2ns
Propagation Delay6.5ns@5V,50pF
Trigger TypeRising Edge

Opis

Tłumaczenie AI

The ’ABT273 are 8-bit positive-edge-triggered D-type flip-flops with a direct clear (CLR) input. They are particularly suitable for implementing buffer and storage registers, shift registers, and pattern generators.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D input signal has no effect at the output.

Funkcje

Tłumaczenie AI
  • State-of-the-Art EPIC-IIB BiCMOS Design
  • Significantly Reduces Power Dissipation
  • Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
  • Typical v_OLP (Output Ground Bounce) < 1 V at V_cc = 5 V, T_A = 25℃
  • High-Drive Outputs (–32-mA I_OH, 64-mA I_OL)
  • Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Plastic (N) and Ceramic (J) DIPs, and Ceramic Flat (W) Package

Zastosowania

Tłumaczenie AI
  • Suitable for buffer registers, storage registers, and shift registers
  • Suitable for pattern generators