LCSC Electronics logoLCSC Electronics svg logo
로그인
USD
MICROCHIP ZL30116GGG2V2 product image
실제 제품과 다를 수 있음

MICROCHIP ZL30116GGG2V2

제조업체
제조사 품번
ZL30116GGG2V2
LCSC 번호
C1542092
포장
CABGA-100(9x9)
고객 번호
주요 제원
CABGA-100(9x9) Application Specific Clock/Timing RoHS
데이터시트MICROCHIP ZL30116GGG2V2
RoHS 준수2개 문서 이용 가능
품절
재입고 알림
최소값: 1배수: 1판매 단위: Piece
BOM 목록에 추가
수량단가(참고용)총액
1+$ 212.9202$ 212.92
260+$ 82.3982$ 21423.53
520+$ 79.5026$ 41341.35
1,040+$ 78.0718$ 81194.67
표준 패키지260/Full Tray
수량이 많을수록 더 좋은 가격?
$

제품 사양

전체
타입설명
카테고리Integrated Circuits (ICs)/Clock/Timing/Application Specific Clock/Timing
제조업체MICROCHIP
포장CABGA-100(9x9)
FeaturesProgrammable clock output
도움말 및 피드백유사 제품 보기 (0) >

개요

AI 번역

The ZL30116 SONET/SDH System Synchronizer is a highly integrated device that provides the functionality required for synchronizing network equipment. It incorporates two independent DPLLs, each capable of locking to one of eight input references and provides a wide variety of synchronized output clocks and frame pulses.

주요 특징

AI 번역
  • Supports the requirements of Telcordia GR-253 and GR-1244 for Stratum 3, 4E, 4 and SMC clocks, and the requirements of ITU-T G.781 SETS, G.813 SEC, G.823, G.824 and G.825 clocks
  • Internal APLL provides standard output clock frequencies up to 622.08 MHz that meet jitter requirements for interfaces up to OC-192/STM-64
  • Programmable output synthesizers generate clock frequencies from any multiple of 8 kHz up to 77.76 MHz in addition to 2 kHz
  • Provides two DPLLs which are independently configurable through a serial software interface
  • DPLL1 provides all the features necessary for generating SONET/SDH compliant clocks including automatic hitless reference switching, automatic mode selection (locked, free-run, holdover), selectable loop bandwidth and pull-in range
  • DPLL2 provides a comprehensive set of features necessary for generating derived output clocks and other general purpose clocks
  • Provides 8 reference inputs which support clock frequencies with any multiples of 8 kHz up to 77.76 MHz in addition to 2 kHz
  • Supports master/slave configuration for AdvancedTCA M
  • Configurable input to output delay and output to output phase alignment
  • Optional external feedback path provides dynamic input to output delay compensation
  • Provides 3 sync inputs for output frame pulse alignment
  • Generates several styles of output frame pulses with selectable pulse width, polarity and frequency
  • Flexible input reference monitoring automatically disqualifies references based on frequency and phase irregularities
  • Supports IEEE 1149.1 JTAG Boundary Scan

응용 분야

AI 번역
  • AdvancedTCATM Systems
  • Multi-Service Edge Switches or Routers
  • Multi-Service Provisioning Platforms (MSPPs)
  • Add-Drop Multiplexers (ADMs)
  • Wireless/Wireline Gateways
  • Wireless Base Stations
  • DSLAM / Next Gen DLC
  • Core Routers