LCSC Electronics logoLCSC Electronics svg logo
Accedi
USD
TI SN74LVC2G132DCUR product image
  • SN74LVC2G132DCUR thumbnail 1
  • SN74LVC2G132DCUR thumbnail 2
  • SN74LVC2G132DCUR thumbnail 3
  • Pinout
  • Footprint
Immagini a scopo illustrativo

TI SN74LVC2G132DCUR

Produttore
Cod. Prod.
SN74LVC2G132DCUR
Cod. LCSC
C130201
Imballo
VSSOP-8
Numero Cliente
Attr. chiave
Dual 2-Input NAND Gate With Schmitt-Trigger Inputs
Scheda TecnicaTI SN74LVC2G132DCUR
Conformità RoHS2 documenti disponibili
Parti alternative10
Disponibile: 5,655
5,655 Pronta consegna
Minimo: 5Multiplo: 5Unità di vendita: Piece
Aggiungi alla Lista BOM
QtàPr. unit.Importo totale
5+$ 0.2898$ 1.45
50+$ 0.2343$ 11.72
150+$ 0.2106$ 31.59
500+$ 0.1809$ 90.45
3,000+$ 0.1552$ 465.60
6,000+$ 0.1472$ 883.20
Package Standard3000/Full Reel
Prezzo migliore per quantità maggiore?
$

Specifiche del Prodotto

Tutto
TipoDescrizione
CategoriaIntegrated Circuits (ICs)/Logic/Gates and Inverters
ProduttoreTI
ImballoVSSOP-8
output type-
Input TypeSchmitt trigger
Logic Family74LVC Series
Voltage - Supply1.65V~5.5V
Output Logic Level - Low450mV;300mV;400mV;550mV~650mV
Propagation Delay5ns@5V,50pF
FeaturesLive insertion protection;Local shutdown mode;Rear drive protection
Input Logic Level - High1.16V~3.33V
Input Logic Level - Low390mV~1.87V
Operating Temperature-40℃~+125℃
Output Logic Level - High1.2V;1.9V;2.4V;2.3V;3.8V
Quiescent Current(Iq)10uA
Number of Channels2;2
Current - Output High(IOH)32mA
Current - Output Low(IOL)32mA

Descrizione

Traduzione AI

This dual 2-input NAND gate with Schmitt-trigger inputs is designed for 1.65-V to 5.5-V Vcc operation. The SN74LVC2G132 contains two inverters and performs the Boolean function Y = A·B or Y = A + B in positive logic. The device functions as two independent inverters, but because of Schmitt action, it has different input threshold levels for positive-going (VT+) and negative-going (VT-) signals. NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package. This device can be triggered from the slowest of input ramps and still give clean jitter-free output signals. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Caratteristiche

Traduzione AI
  • Available in Texas Instruments NanoFree™ Package
  • Supports 5-V Vcc Operation
  • Inputs Accept Voltages to 5.5 V
  • Max tpd of 5.3 ns at 3.3 V
  • Low Power Consumption, 10-μA Max ICC
  • ±24-mA Output Drive at 3.3 V
  • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot) > 2V at VCC = 3.3V, TA = 25°C
  • Ioff Supports Live Insertion, Partial Power Down Mode, and Back Drive Protection
  • Support Translation Down (5V to 3.3V and 3.3V to 1.8V)
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

Parti alternative

MPNProduttoreImballaggioDisponibilitàPrezzo unitario
SN74LVC2G132DCUTTIVSSOP-840$ 1.6944
SN74LVC2G00DCURTIVSSOP-8-0.5mm595$ 0.3888
SN74LVC2G00DCTRTISM-86,195$ 0.8116
SN74LVC2G00WDCTREPTISM-85$ 4.0331
74LVC2G00DC,125NexperiaVSSOP-8-0.5mm3$ 0.2688
TC7WZ00FK,LJTOSHIBAUS-837$ 0.2576
74LVC2G132DCUTG4TIVSSOP-8-0.5mm0$ 2.2088
SN74LVC2G00DCUTTIVSSOP-8-0.5mm0$ 1.4428
NC7WZ132K8XonsemiVFSOP-8-2.3mm0$ 0.4088
74LVC2G00DC-Q100HNexperiaVSSOP-8-0.5mm0$ 0.6085