LCSC Electronics logoLCSC Electronics svg logo
Accedi
USD
ADI LTC2265IUJ-12#TRPBF product image
Immagini a scopo illustrativo

ADI LTC2265IUJ-12#TRPBF

Produttore
Cod. Prod.
LTC2265IUJ-12#TRPBF
Cod. LCSC
C679779
Imballo
QFN-40-EP(6x6)
Numero Cliente
Attr. chiave
SPI 1.7V~1.9V QFN-40-EP(6x6) Analog to Digital Converters (ADC) RoHS
Scheda TecnicaADI LTC2265IUJ-12#TRPBF
Conformità RoHS1 documenti disponibili
Parti alternative1
Esaurito
Avvisami
Minimo: 1Multiplo: 1Unità di vendita: Piece
Aggiungi alla Lista BOM
QtàPr. unit.(Solo per riferimento)Importo totale
1+$ 41.186$ 41.19
200+$ 15.9395$ 3187.90
500+$ 15.3792$ 7689.60
1,000+$ 15.1014$ 15101.40
Package Standard2000/Full Reel
Prezzo migliore per quantità maggiore?
$

Specifiche del Prodotto

Tutto
TipoDescrizione
CategoriaIntegrated Circuits (ICs)/Data Acquisition/Analog to Digital Converters (ADC)
ProduttoreADI
ImballoQFN-40-EP(6x6)
Operating Temperature-40℃~+85℃
InterfaceSPI
Quiescent Current (Iq)-
Voltage - Supply1.7V~1.9V
Number of Channels2
Integral non - linearity10.3LSB
Voltage Reference-
Clock/OscillatorExternal
Clock Frequency5MHz~65MHz
FeaturesSimultaneous sampling
Resolution(Bits)65MHz;12
S/N Ratio71dB
ADC architecture-
Programmable Gain-

Descrizione

Traduzione AI

2-channel, simultaneous sampling 12-bit A/D converters designed for digitizing high frequency, wide dynamic range signals. They are perfect for demanding communications applications with AC performance that includes 71dB SNR and 90dB spurious free dynamic range (SFDR). Ultralow jitter of 0.15psRMS allows undersampling of IF frequencies with excellent noise performance. DC specs include ±0.3LSB INL (typ), ±0.1LSB DNL (typ) and no missing codes over temperature. The transition noise is a low 0.3LSBRMS. The digital outputs are serial LVDS to minimize the number of data lines. Each channel outputs two bits at a time (2-lane mode) or one bit at a time (1-lane mode). The LVDS drivers have optional internal termination and adjustable output levels to ensure clean signal integrity. The ENC⁺ and ENC⁻ inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An internal clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.

Caratteristiche

Traduzione AI
  • 2-Channel Simultaneous Sampling ADC
  • 71dB SNR
  • 90dB SFDR
  • Low Power: 167mW/112mW/94mW Total
  • 83mW/56mW/47mW per Channel
  • Single 1.8V Supply
  • Serial LVDS Outputs: 1 or 2 Bits per Channel
  • Selectable Input Ranges: 1VP-P to 2VP-P
  • 800MHz Full Power Bandwidth S/H
  • Shutdown and Nap Modes
  • Serial SPI Port for Configuration
  • Pin Compatible 14-Bit and 12-Bit Versions
  • 40-Pin (6mm×6mm) QFN Package

Applicazioni

Traduzione AI
  • Communications Cellular Base Stations
  • Software Defined Radios
  • Portable Medical Imaging
  • Multichannel Data Acquisition
  • Nondestructive Testing

Parti alternative

MPNProduttoreImballaggioDisponibilitàPrezzo unitario
LTC2265CUJ-12#TRPBFADIQFN-40-EP(6x6)0$ 35.8132