LCSC Electronics logoLCSC Electronics svg logo
Zaloguj
USD
TI CD74HC74M96 product image
  • CD74HC74M96 thumbnail 1
  • CD74HC74M96 thumbnail 2
  • CD74HC74M96 thumbnail 3
  • Rozmieszczenie wyprowadzeń
  • Footprint
Zdjęcia poglądowe

TI CD74HC74M96

Producent
Nr części prod.
CD74HC74M96
Nr LCSC
C484719
Opak.
SOIC-14
Numer Klienta
Klucz. cechy
Dual D Flip-Flop with Set and Reset, Positive-Edge Trigger
Karta KatalogowaTI CD74HC74M96
Zgodność z RoHS2 dokumentów dostępnych
Części alternatywne15
Na stanie: 254
254 W magazynie, wysyłka natychmiastowa
Minimum: 1Wielokrotność: 1Jednostka sprzedaży: Piece
Dodaj do Listy BOM
Szt.Cena jedn.Suma całkowita
1+$ 0.3936$ 0.39
10+$ 0.31$ 3.10
30+$ 0.2739$ 8.22
100+$ 0.228$ 22.80
500+$ 0.2083$ 104.15
1,000+$ 0.1771$ 177.10
Standardowa Obudowa2500/Full Reel
Lepsza cena za większą ilość?
$

Specyfikacje Produktu

Wszystko
TypOpis
KategoriaIntegrated Circuits (ICs)/Logic/Flip Flops
ProducentTI
Opak.SOIC-14
Voltage - Supply2V~6V
Number of Bits per Element1
Output TypeComplementary
Operating Temperature-55℃~+125℃
Series74HC Series
Synchronous/AsynchronousAsynchronous
Number of Elements2
Current - Output High(IOH)5.2mA
Current - Output Low(IOL)5.2mA
Setup Time12ns
Quiescent Current4uA
Hold Time3ns
Propagation Delay30ns@6V,50pF
Trigger TypeRising Edge

Opis

Tłumaczenie AI
  • Wide Operating Temperature Range... -55°C to 125°C
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • HC Types:
    • 2V to 6V Operation
    • High Noise Immunity: NIL = 30%, NIH = 30% of Vcc at Vcc = 5V
  • HCT Types:
    • 4.5V to 5.5V Operation
    • Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
    • CMOS Input Compatibility, I ≤ 1μA at VOL, VOH
  • The ’HC74 and ’HCT74 utilize silicon gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.
  • This flip - flop has independent DATA, SET, RESET and CLOCK inputs and Q and Q̅ outputs. The logic level present at the data input is transferred to the output during the positive - going transition of the clock pulse. SET and RESET are independent of the clock and are accomplished by a low level at the appropriate input.
  • The HCT logic family is functionally as well as pin compatible with the standard LS logic family.

Funkcje

Tłumaczenie AI
  • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times
  • Asynchronous Set and Reset
  • Complementary Outputs
  • Buffered Inputs
  • Typical fMAX = 50MHz at vCC = 5V, cL = 15pF, TA = 25°C
  • Fanout (Over Temperature Range)

Części alternatywne

MPNProducentOpakowanieDostępnośćCena jednostkowa
SN74HC74QDRG4Q1TISOIC-1491$ 0.9063
SN74HC74DRTISOIC-1436,525$ 0.2561
SN74HC74DTISOIC-14103$ 0.6179
MC74HC74ADR2GonsemiSOIC-148,805$ 0.3161
MC74HC74ADGonsemiSOIC-14436$ 0.4835
NLV74HC74ADR2GonsemiSOIC-144$ 0.4819
74HC74D,653NexperiaSOIC-1432,555$ 0.1839
74HC74D-Q100,118NexperiaSOP-1418,910$ 0.2445
SN74HC74QDRQ1TISOIC-140$ 0.6913
MC74HC74AFR1onsemiSOIC-140$ 0.1135
NLV74HC74ADGonsemiSOIC-140$ 0.2246
74HC74D118NexperiaSO-140$ 0.0908
MC74HC74AFL2MOTOROLASOIC-140$ 0.2169
MM74HC74AMXonsemiSOIC-140$ 1.7549
MM74HC74AMonsemiSOIC-140$ 0.6535