LCSC Electronics logoLCSC Electronics svg logo
Anmelden
USD
onsemi MC74VHC595DTR2G product image
  • MC74VHC595DTR2G thumbnail 1
  • MC74VHC595DTR2G thumbnail 2
  • MC74VHC595DTR2G thumbnail 3
  • Pinbelegung
  • Footprint
Abbildung ähnlich

onsemi MC74VHC595DTR2G

Hersteller
Herst.-Teilenr.
MC74VHC595DTR2G
LCSC-Nr.
C403852
Verp.
TSSOP-16
Kundennummer
Hauptmerkm.
2V~5.5V 1 Serial-to-Serial or Parallel TSSOP-16 Shift Registers RoHS
Datenblattonsemi MC74VHC595DTR2G
RoHS-Konformität4 Dokumente verfügbar
Vorrätig: 76
76 Ab Lager, sofort versandfertig
Minimum: 1Vielfaches: 1Verkaufseinheit: Piece
Zur BOM-Liste hinzufügen
Stk.E-PreisGesamtbetrag
1+$ 0.6277$ 0.63
10+$ 0.5081$ 5.08
30+$ 0.4474$ 13.42
100+$ 0.3868$ 38.68
500+$ 0.3508$ 175.40
1,000+$ 0.3327$ 332.70
Standardgehäuse2500/Full Reel
Besserer Preis bei größerer Menge?
$

Produktspezifikationen

Alle
TypBeschreibung
KategorieIntegrated Circuits (ICs)/Logic/Shift Registers
Herstelleronsemi
Verp.TSSOP-16
Operating temperature-55℃~+125℃
Voltage - Supply2V~5.5V
Output TypeTri-State
Series74VHC
Number of Elements1
FeaturesAsynchronous clear function;Output enable
FunctionSerial-to-Serial or Parallel

Beschreibung

KI-Übersetzung

The MC74VHC595 is an advanced high speed 8−bit shift register with an output storage register fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation. The MC74VHC595 contains an 8−bit static shift register which feeds an 8−bit storage register. Shift operation is accomplished on the positive going transition of the Shift Clock input (SCK). The output register is loaded with the contents of the shift register on the positive going transition of the Register Clock input (RCK). Since the RCK and SCK signals are independent, parallel outputs can be held stable during the shift operation. And, since the parallel outputs are 3−state, the VHC595 can be directly connected to an 8−bit bus. This register can be used in serial−to−parallel conversion, data receivers, etc. The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7 V, allowing the interface of 5 V systems to 3 V systems.

Merkmale

KI-Übersetzung
  • High Speed: f_max = 185 MHz (Typ) at V_CC = 5 V
  • Low Power Dissipation: I_CC = 4 μA (Max) at T_A = 25 °C
  • High Noise Immunity: V_NIH = V_NIL = 28% V_CC
  • Power Down Protection Provided on Inputs
  • Balanced Propagation Delays
  • Designed for 2 V to 5.5 V Operating Range
  • Low Noise: ΔV_OLP = 1.0 V (Max)
  • Pin and Function Compatible with Other Standard Logic Families
  • Latchup Performance Exceeds 300 mA
  • ESD Performance: HBM > 2000 V; Machine Model > 200 V
  • NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
  • These Devices are Pb−Free and are RoHS Compliant

Anwendungen

KI-Übersetzung
  • serial−to−parallel conversion
  • data receivers