LCSC Electronics logoLCSC Electronics svg logo
Accedi
USD
TI 74ACT11074NSR product image
  • 74ACT11074NSR thumbnail 1
  • 74ACT11074NSR thumbnail 2
  • 74ACT11074NSR thumbnail 3
  • Pinout
  • Footprint
Immagini a scopo illustrativo

TI 74ACT11074NSR

Produttore
Cod. Prod.
74ACT11074NSR
Cod. LCSC
C2861291
Imballo
SO-14-208mil
Numero Cliente
Attr. chiave
4.5V~5.5V 1 2 9.4ns SO-14-208mil Flip Flops RoHS
Scheda TecnicaTI 74ACT11074NSR
Conformità RoHS1 documenti disponibili
Parti alternative8
Disponibile: 10
10 Pronta consegna
Minimo: 1Multiplo: 1Unità di vendita: Piece
Aggiungi alla Lista BOM
QtàPr. unit.Importo totale
1+$ 4.4402$ 4.44
10+$ 4.3377$ 43.38
30+$ 4.2694$ 128.08
100+$ 4.2012$ 420.12
Package Standard2000/Full Reel
Prezzo migliore per quantità maggiore?
$

Specifiche del Prodotto

Tutto
TipoDescrizione
CategoriaIntegrated Circuits (ICs)/Logic/Flip Flops
ProduttoreTI
ImballoSO-14-208mil
Voltage - Supply4.5V~5.5V
Number of Bits per Element1
Output TypeComplementary
Operating Temperature-40℃~+85℃
Series74ACT Series
Synchronous/AsynchronousAsynchronous
Current - Output High(IOH)24mA
Number of Elements2
Current - Output Low(IOL)24mA
Setup Time4.5ns
Quiescent Current40uA
Hold Time0ns
Propagation Delay9.4ns
Trigger TypeRising Edge

Descrizione

Traduzione AI

This device contains two independent positive-edge-triggered D-type flip-flops. A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup-time requirements are transferred to the outputs on the low-to-high transition of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs. The 74ACT11074 is characterized for operation from -40℃ to 85℃.

Caratteristiche

Traduzione AI
  • Inputs Are TTL-Voltage Compatible
  • Center-Pin Vcc and GND Configurations to Minimize High-Speed Switching Noise
  • EPIC (Enhanced-Performance Implanted CMOS) 1-μm Process
  • 500 mA Typical Latch-Up Immunity at 125℃
  • Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (N)

Parti alternative

MPNProduttoreImballaggioDisponibilitàPrezzo unitario
MM74HC74ASJXonsemiSOIC-14-208mil2$ 0.7161
SN74LS74ANSRTISOP-14-208mil388$ 0.7085
TC4013BF(EL,N,F)TOSHIBASOP-14-208mil2,794$ 0.6502
CD4013BNSRTISOP-14-208mil105$ 0.39
SN74AHCT74NSRTISOIC-14-208mil0$ 0.2549
TC74HCT74AFTOSHIBASOIC-14-208mil0$ 0.0904
74VHC74SJXonsemiSOIC-14-208mil0$ 0.4011
SN74HC74NSRTISO-14-208mil0$ 0.9596