LCSC Electronics logoLCSC Electronics svg logo
Anmelden
USD
Nexperia 74LVC2G08GN,115 product image
Abbildung ähnlich

Nexperia 74LVC2G08GN,115

Hersteller
Herst.-Teilenr.
74LVC2G08GN,115
LCSC-Nr.
C548577
Verp.
XSON-8(1x1.2)
Kundennummer
Hauptmerkm.
Schmitt trigger 1.65V~5.5V 3.8ns@5V,50pF 4uA XSON-8(1x1.2) Gates and Inverters RoHS
DatenblattNexperia 74LVC2G08GN,115
RoHS-Konformität1 Dokumente verfügbar
Alternativteile1
Nicht vorrätig
Benachrichtigen
Minimum: 1Vielfaches: 1Verkaufseinheit: Piece
Zur BOM-Liste hinzufügen
Stk.E-Preis(Nur als Referenz)Gesamtbetrag
1+$ 0.6838$ 0.68
200+$ 0.2655$ 53.10
500+$ 0.2563$ 128.15
1,000+$ 0.2516$ 251.60
Standardgehäuse5000/Full Reel
Besserer Preis bei größerer Menge?
$

Produktspezifikationen

Alle
TypBeschreibung
KategorieIntegrated Circuits (ICs)/Logic/Gates and Inverters
HerstellerNexperia
Verp.XSON-8(1x1.2)
output type-
Input TypeSchmitt trigger
Logic Family74LVC Series
Voltage - Supply1.65V~5.5V
Output Logic Level - Low700mV;450mV;600mV;800mV
Propagation Delay3.8ns@5V,50pF
FeaturesLocal shutdown mode;Overvoltage-tolerant input
Input Logic Level - Low-
Input Logic Level - High950mV~3.4V
Operating Temperature-40℃~+125℃
Output Logic Level - High950mV;1.7V;1.9V;2V;3.4V
Quiescent Current(Iq)4uA
Number of Channels2;2
Current - Output High(IOH)32mA
Current - Output Low(IOL)32mA

Beschreibung

KI-Übersetzung

The 74LVC2G08 is a dual 2-input AND gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Merkmale

KI-Übersetzung
  • Wide supply voltage range from 1.65 V to 5.5 V
  • 5 V tolerant outputs for interfacing with 5 V logic
  • Overvoltage tolerant inputs to 5.5 V
  • IOFF circuitry provides partial Power-down mode operation
  • High noise immunity
  • ±24 mA output drive (VCC = 3.0 V)
  • CMOS low power dissipation
  • Complies with JEDEC standard: JESD8 - 7 (1.65 V to 1.95 V), JESD8 - 5 (2.3 V to 2.7 V), JESD8 - B/JESD36 (2.7 V to 3.6 V)
  • Latch-up performance exceeds 250 mA
  • Direct interface with TTL levels
  • ESD protection: HBM: ANSI/ESDA/JEDEC JS - 001 class 2 exceeds 2000 V
  • CDM: ANSI/ESDA/JEDEC JS - 002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃

Anwendungen

KI-Übersetzung
  • Level translator for mixed 3.3V and 5V environments
  • Interface with 5V logic
  • Direct TTL-level interface

Alternativteile

MPNHerstellerVerpackungVerfügbarkeitStückpreis
74LVC2G08RA3-7DIODESX2-DFN1210-825$ 0.1775