LCSC Electronics logoLCSC Electronics svg logo
로그인
USD
Nexperia 74HC4053DB,112 product image
실제 제품과 다를 수 있음

Nexperia 74HC4053DB,112

제조업체
제조사 품번
74HC4053DB,112
LCSC 번호
C547010
포장
SSOP-16-208mil
고객 번호
주요 제원
Triple 2-channel analog multiplexer/demultiplexer
데이터시트Nexperia 74HC4053DB,112
품절
재입고 알림
최소값: 1배수: 1판매 단위: Piece
BOM 목록에 추가
수량단가(참고용)총액
1+$ 0.2034$ 0.20
10+$ 0.1642$ 1.64
30+$ 0.1474$ 4.42
100+$ 0.1265$ 12.65
500+$ 0.1172$ 58.60
1,092+$ 0.1116$ 121.87
표준 패키지1092/Full Reel
수량이 많을수록 더 좋은 가격?
$

제품 사양

전체
타입설명
카테고리Integrated Circuits (ICs)/Interface/Analog Switches, Multiplexers, Demultiplexers
제조업체Nexperia
포장SSOP-16-208mil
FeaturesLevel shifting;Glitch-free switching
Operating Temperature-40℃~+125℃
Number of Channels3
Ron80Ω
Voltage - Supply2V~10V;-5V~5V
Propagation Delay5ns
Con-
도움말 및 피드백유사 제품 보기 (0) >

개요

AI 번역

The 74HC4053; 74HCT4053 is a triple single-pole double-throw analog switch (3x SPDT) suitable for use in analog or digital 2:1 multiplexer/demultiplexer applications. Each switch features a digital select input (Sn), two independent inputs/outputs (nY0 and nY1) and a common input/output (nZ). A digital enable input (E) is common to all switches. When E is HIGH, the switches are turned off. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

주요 특징

AI 번역
  • Wide analog input voltage range from -5 V to +5 V
  • Complies with JEDEC standard no. 7A
  • Low ON resistance: 80 Ω (typical) at VCC - VEE = 4.5 V
  • 70 Ω (typical) at VCC - VEE = 6.0 V
  • 60 Ω (typical) at VCC - VEE = 9.0 V
  • Logic level translation: to enable 5 V logic to communicate with ±5 V analog signals
  • Typical ‘break before make’ built-in
  • ESD protection:
    • HBM JESD22-A114F exceeds 2000 V
    • MM JESD22-A115-A exceeds 200 V
    • CDM JESD22-C101E exceeds 1000 V
  • Multiple package options
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C

응용 분야

AI 번역
  • Analog multiplexing and demultiplexing
  • Digital multiplexing and demultiplexing
  • Signal gating