LCSC Electronics logoLCSC Electronics svg logo
로그인
USD
TI DLP9500BFLN product image
실제 제품과 다를 수 있음

TI DLP9500BFLN

제조업체
제조사 품번
DLP9500BFLN
LCSC 번호
C2879641
포장
CLCC-355(42.2x42.2)
고객 번호
주요 제원
CLCC-355(42.2x42.2) Specialized ICs RoHS
데이터시트TI DLP9500BFLN
RoHS 준수1개 문서 이용 가능
품절
재입고 알림
최소값: 1배수: 1판매 단위: Piece
BOM 목록에 추가
수량단가(참고용)총액
1+$ 4149.1396$ 4149.14
200+$ 3884.6654$ 776933.08
500+$ 3748.1454$ 1874072.70
1,000+$ 3680.6884$ 3680688.40
표준 패키지3/Full Reel
수량이 많을수록 더 좋은 가격?
$

제품 사양

전체
타입설명
카테고리Integrated Circuits (ICs)/Specialized ICs
제조업체TI
포장CLCC-355(42.2x42.2)
Output Voltage-
Frequency - Switching-
Operating Temperature-
Input Voltage-
Function-
도움말 및 피드백유사 제품 보기 (0) >

개요

AI 번역

The DLP9500 1080p chipset is designed for high-resolution, high-performance spatial light modulation. The DLP9500 is the base DMD of the 0.95 1080p chipset. The DLP Discovery 4100 platform also provides the highest level of independent micromirror control with a random row addressing option. In addition to its hermetically sealed package, the DLP9500 offers unique features and value to support a wide range of industrial, medical, and advanced display applications.

In addition to the DLP9500 DMD, the 0.95 1080p chipset includes a dedicated DLPC410 controller (supporting 23,148Hz (1-bit binary) and 2,893Hz (8-bit grayscale)), a DLPR410 unit (DLP Discovery 4100 configuration PROM), and two DLPA200 units (DMD micromirror drivers).

The DLP9500 must be used in conjunction with the other components of the chipset to achieve reliable functionality and operation. A dedicated chipset enables developers to access the DMD more easily and utilize high-speed, independent micromirror control.

The DLP9500 is a digitally controlled MEMS spatial light modulator (SLM). When paired with an appropriate optical system, the DLP9500 can be used to modulate the amplitude, direction, and/or phase of incident light.

Electronically, the DLP9500 consists of a two-dimensional array of 1-bit CMOS memory cells, organized as a grid of 1920 memory cell columns by 1080 memory cell rows. The CMOS memory array is addressed row by row via four 16-bit LVDS DDR buses. Addressing is handled through a serial control bus. The specific CMOS memory access protocol is managed by the DLPC410 digital controller.

주요 특징

AI 번역
  • 0.95-inch diagonal micromirror array
  • 1920×1080 aluminum array, micron-scale micromirrors (1080p resolution)
  • 10.8μm micromirror pitch
  • ±12° micromirror tilt angle (relative to flat state)
  • Designed for edge illumination
  • Optimized for visible light (400nm to 700nm)
  • Window transmittance 96% (single pass, through two window surfaces)
  • Micromirror reflectance 89%
  • Array diffraction efficiency 87%
  • Array fill factor 94%
  • Four 16-bit LVDS DDR input data buses
  • Input data clock rate up to 400MHz
  • Hermetic package

응용 분야

AI 번역
  • Industrial:
    • Digital imaging lithography
    • Laser marking
    • LCD and OLED repair
    • Computer-to-plate printers
    • SLA 3D printers
    • 3D scanners for machine vision and factory automation
    • Flat panel lithography
  • Medical:
    • Light therapy devices ophthalmology
    • Direct manufacturing
    • Hyperspectral imaging
    • 3D biometric confocal microscopy
  • Display:
    • 3D imaging microscopy
    • Adaptive illumination
    • Augmented reality and information overlay