LCSC Electronics logoLCSC Electronics svg logo
Accedi
USD
AMD/XILINX XC95144XL-7TQG100I product image
  • XC95144XL-7TQG100I thumbnail 1
  • XC95144XL-7TQG100I thumbnail 2
  • XC95144XL-7TQG100I thumbnail 3
  • Pinout
  • Footprint
Immagini a scopo illustrativo

AMD/XILINX XC95144XL-7TQG100I

Produttore
Cod. Prod.
XC95144XL-7TQG100I
Cod. LCSC
C1521077
Imballo
TQFP-100(14x14)
Numero Cliente
Attr. chiave
TQFP-100(14x14) FPGAs (Field Programmable Gate Array) RoHS
Scheda TecnicaAMD/XILINX XC95144XL-7TQG100I
Conformità RoHS1 documenti disponibili
Esaurito
Avvisami
Minimo: 1Multiplo: 1Unità di vendita: Piece
Aggiungi alla Lista BOM
QtàPr. unit.(Solo per riferimento)Importo totale
1+$ 24.2413$ 24.24
30+$ 23.0413$ 691.24
Package Standard90/Full Tray
Prezzo migliore per quantità maggiore?
$

Specifiche del Prodotto

Tutto
TipoDescrizione
CategoriaIntegrated Circuits (ICs)/Embedded/FPGAs (Field Programmable Gate Array)
ProduttoreAMD/XILINX
ImballoTQFP-100(14x14)

Descrizione

Traduzione AI

The XC95144XL is a 3.3V CPLD targeted for high-performance, low-voltage applications in leading-edge communications and computing systems. It is comprised of eight 54V18 Function Blocks, providing 3,200 usable gates with propagation delays of 5 ns.

Caratteristiche

Traduzione AI
  • 5 ns pin-to-pin logic delays
  • System frequency up to 178 MHz
  • 144 macrocells with 3,200 usable gates
  • 100-pin TQFP (81 user I/O pins)
  • 144-pin TQFP (117 user I/O pins)
  • 144-CSP (117 user I/O pins)
  • Pb-free available for all packages
  • Optimized for high-performance 3.3V systems
  • Low power operation
  • 5V tolerant I/O pins accept 5V, 3.3V, and 2.5V signals
  • 3.3V or 2.5V output capability
  • Advanced 0.35 micron feature size CMOS
  • Fast FLASH technology
  • Advanced system features
  • In-system programmable
  • Superior pin-locking and routability with Fast CONNECT II switch matrix
  • Extra wide 54-input Function Blocks
  • Up to 90 product-terms per macrocell with individual product-term allocation
  • Local clock inversion with three global and one product-term clocks
  • Individual output enable per output pin with local inversion
  • Input hysteresis on all user and boundary-scan pin inputs
  • Bus-hold circuitry on all user pin inputs
  • Full IEEE Standard 1149.1 boundary-scan (JTAG)
  • Excellent quality and reliability
  • Endurance exceeding 10,000 program/erase cycles
  • 20 year data retention
  • ESD protection exceeding 2,000V