TI SN74LV08ATPWRG4Q1
| Fabricante | |
| N.º de pieza fab. | SN74LV08ATPWRG4Q1 |
| Nº LCSC | C2877126 |
| Emb. | TSSOP-14 |
| Número de Cliente | |
| Atrib. clave | QUADRUPLE 2-INPUT POSITIVE-AND GATE |
| Hoja de Datos | TI SN74LV08ATPWRG4Q1 |
| Cumplimiento RoHS | 2 documentos disponibles |
| Piezas alternativas | 5 |
Especificaciones del Producto
| Tipo | Descripción | |
|---|---|---|
| Categoría | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Fabricante | TI | |
| Emb. | TSSOP-14 | |
| Features | Local shutdown mode | |
| Operating Temperature | -40℃~+105℃ | |
| Input Logic Level - Low | 500mV | |
| Logic Family | 74LV Series | |
| Input Logic Level - High | 1.5V | |
| Output Logic Level - High | 2V;2.48V;3.8V | |
| Quiescent Current(Iq) | 20uA | |
| Voltage - Supply | 2V~5.5V | |
| Current - Output High(IOH) | 12mA | |
| Number of Channels | 4;2 | |
| Output Logic Level - Low | 400mV;440mV;550mV | |
| Propagation Delay | 7.9ns@5V,50pF | |
| Current - Output Low(IOL) | 12mA |
| Tipo | Descripción | |
|---|---|---|
| Categoría | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Fabricante | TI | |
| Emb. | TSSOP-14 | |
| Features | Local shutdown mode | |
| Operating Temperature | -40℃~+105℃ | |
| Input Logic Level - Low | 500mV | |
| Logic Family | 74LV Series | |
| Input Logic Level - High | 1.5V |
| Tipo | Descripción | |
|---|---|---|
| Output Logic Level - High | 2V;2.48V;3.8V | |
| Quiescent Current(Iq) | 20uA | |
| Voltage - Supply | 2V~5.5V | |
| Current - Output High(IOH) | 12mA | |
| Number of Channels | 4;2 | |
| Output Logic Level - Low | 400mV;440mV;550mV | |
| Propagation Delay | 7.9ns@5V,50pF | |
| Current - Output Low(IOL) | 12mA |
Descripción
This quadruple 2-input positive-AND gate is designed for 2-V to 5.5 V V(CC) operation. The SN74LV08A performs the Boolean function Y = A • B or Y = (A(overline) + B(overline))(overline) in positive logic. This device is fully specified for partial-power-down applications using I(0P). The I(0f)f circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
Características
- Qualified for Automotive Applications
- Typical V(0LP) (Output Ground Bounce) < 0.8 V at V(CC) = 3.3 V, TA = 25 ℃
- Typical Y(0HV) (Output V(0H) Undershoot) > 2.3 V at V(CC) = 3.3 V, TA = 25 ℃
- Supports Mixed-Mode Voltage Operation on All Ports
- I(off) Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22:
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
Aplicaciones
- Automotive electronic circuit applications
- Digital systems requiring 2-input AND logic processing
Especificaciones del Producto
| Tipo | Descripción | |
|---|---|---|
| Categoría | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Fabricante | TI | |
| Emb. | TSSOP-14 | |
| Features | Local shutdown mode | |
| Operating Temperature | -40℃~+105℃ | |
| Input Logic Level - Low | 500mV | |
| Logic Family | 74LV Series | |
| Input Logic Level - High | 1.5V | |
| Output Logic Level - High | 2V;2.48V;3.8V | |
| Quiescent Current(Iq) | 20uA | |
| Voltage - Supply | 2V~5.5V | |
| Current - Output High(IOH) | 12mA | |
| Number of Channels | 4;2 | |
| Output Logic Level - Low | 400mV;440mV;550mV | |
| Propagation Delay | 7.9ns@5V,50pF | |
| Current - Output Low(IOL) | 12mA |
| Tipo | Descripción | |
|---|---|---|
| Categoría | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Fabricante | TI | |
| Emb. | TSSOP-14 | |
| Features | Local shutdown mode | |
| Operating Temperature | -40℃~+105℃ | |
| Input Logic Level - Low | 500mV | |
| Logic Family | 74LV Series | |
| Input Logic Level - High | 1.5V |
| Tipo | Descripción | |
|---|---|---|
| Output Logic Level - High | 2V;2.48V;3.8V | |
| Quiescent Current(Iq) | 20uA | |
| Voltage - Supply | 2V~5.5V | |
| Current - Output High(IOH) | 12mA | |
| Number of Channels | 4;2 | |
| Output Logic Level - Low | 400mV;440mV;550mV | |
| Propagation Delay | 7.9ns@5V,50pF | |
| Current - Output Low(IOL) | 12mA |
Descripción
This quadruple 2-input positive-AND gate is designed for 2-V to 5.5 V V(CC) operation. The SN74LV08A performs the Boolean function Y = A • B or Y = (A(overline) + B(overline))(overline) in positive logic. This device is fully specified for partial-power-down applications using I(0P). The I(0f)f circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
Características
- Qualified for Automotive Applications
- Typical V(0LP) (Output Ground Bounce) < 0.8 V at V(CC) = 3.3 V, TA = 25 ℃
- Typical Y(0HV) (Output V(0H) Undershoot) > 2.3 V at V(CC) = 3.3 V, TA = 25 ℃
- Supports Mixed-Mode Voltage Operation on All Ports
- I(off) Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22:
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
Aplicaciones
- Automotive electronic circuit applications
- Digital systems requiring 2-input AND logic processing
C2877126 Biblioteca EasyEDA
Cumplimiento & Códigos de Exportación
| Tipo | Detalles |
|---|---|
| RoHS | ROHS3 Compliant |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Tipo | Detalles |
|---|---|
| RoHS | ROHS3 Compliant |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Tipo | Detalles |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |



