LCSC Electronics logoLCSC Electronics svg logo
Entrar
USD
micron MT25QL128ABB8E12-CAUT TR product image
Imagens ilustrativas

micron MT25QL128ABB8E12-CAUT TR

Fabricante
micron
Cód. da peça
MT25QL128ABB8E12-CAUT TR
Nº LCSC
C6600688
Emb.
TPBGA-24(6x8)
Número do Cliente
Atrib. princ.
128Mbit 2.7V~3.6V 133MHz SPI TPBGA-24(6x8) Memory
Folha de Dadosmicron MT25QL128ABB8E12-CAUT TR
Peças alternativas5
Garantia em cada pedido
100% Autêntico · Devolução ou Substituição em 30 Dias

Especificações do Produto

Tudo
TipoDescrição
CategoriaIntegrated Circuits (ICs)/Memory/Memory
Fabricantemicron
Emb.TPBGA-24(6x8)
Operating Temperature-40℃~+125℃
FeaturesWrite enable latch;Power-on reset;Hardware Write Protection;Software Write Protection;Absolute Write Protection
Memory Size128Mbit
Voltage - Supply2.7V~3.6V
Program / Erase Cycles100,000 cycles
Clock Frequency133MHz
Data Retention - TDR (Year)20 Years
Block Erase Time(tBE)-
Write Cycle Time(tWC)-
Page Programming Time (Tpp)1.8ms
Standby Supply Current-
InterfaceSPI
Ajuda e FeedbackMostrar produtos similares (0) >

Recursos

Tradução por IA
  • SPI-compatible serial bus interface
  • Single and double transfer rate (STR/DTR)
  • Clock frequency – 133 MHz (MAX) for all protocols in STR – 90 MHz (MAX) for all protocols in DTR
  • Dual/quad I/O commands for increased throughput up to 90 MB/s
  • Supported protocols: Extended, Dual, and Quad I/O in both STR and DTR
  • Execute-in-place (XIP)
  • PROGRAM/ERASE SUSPEND operations
  • Volatile and nonvolatile configuration settings
  • Software reset
  • Additional reset pin for selected part numbers
  • Dedicated 64-byte OTP area outside main memory – Readable and user-lockable – Permanent lock with PROGRAM OTP command
  • Erase capability – Bulk erase – Sector erase 64KB uniform granularity – Subsector erase 4KB, 32KB granularity
  • Erase performance – 400KB/sec (64KB sector) – 80KB/sec (4KB sub-sector)
  • Program performance: 2MB/sec
  • Security and write protection – Volatile and nonvolatile locking and software write protection for each 64KB sector – Nonvolatile configuration locking Password protection – Hardware write protection: nonvolatile bits (BP[3:0] and TB) define protected area size – Program/erase protection during power-up – CRC detects accidental changes to raw data
  • Electronic signature – JEDEC-standard 3-byte signature (BA18h) – Extended device ID: Two additional bytes identify device factory options
  • JESD47H-compliant – Minimum 100,000 ERASE cycles per sector – Data retention: 20 years (TYP)