LCSC Electronics logoLCSC Electronics svg logo
Accedi
USD
Carrello
MICROCHIP dsPIC33CH128MP202-E/SS product image
Immagini a scopo illustrativo

MICROCHIP dsPIC33CH128MP202-E/SS

Produttore
MICROCHIP
Cod. Prod.
dsPIC33CH128MP202-E/SS
Cod. LCSC
C616394
Imballo
SSOP-28-208mil
Numero Cliente
Attr. chiave
SSOP-28-208mil Microcontrollers RoHS
Scheda TecnicaMICROCHIP dsPIC33CH128MP202-E/SS
Conformità RoHS2 documenti disponibili
Garanzia su ogni ordine
100% Autentico · Reso o Sostituzione entro 30 Giorni
Esaurito
Avvisami
Minimo: 1Multiplo: 1Unità di vendita: Piece
Aggiungi alla Lista BOM
QtàPr. unit.(Solo per riferimento)Importo totale
1+$ 4.666$ 4.67
200+$ 1.8059$ 361.18
500+$ 1.7426$ 871.30
1,000+$ 1.7118$ 1711.80
Package Standard47/Full Tube
Prezzo migliore per quantità maggiore?
$

Specifiche del Prodotto

Tutto
TipoDescrizione
CategoriaIntegrated Circuits (ICs)/Embedded/Microcontrollers
ProduttoreMICROCHIP
ImballoSSOP-28-208mil
Operating Temperature-40℃~+125℃
Clock Rate180MHz;200MHz
Aiuto & FeedbackMostra prodotti simili (0) >

Caratteristiche

Traduzione AI
  • Master/Slave Core Operation
  • Independent Peripherals for Master Core and Slave Core
  • Dual Partition for Slave PRAM LiveUpdate
  • Configurable Shared Resources for Master Core and Slave Core
  • Master Core with 64 - 128 Kbytes of Program Flash with ECC and 16K RAM
  • Slave Core with 24 Kbytes of Program RAM (PRAM) with ECC and 4K Data Memory RAM
  • Fast Six - Cycle Divide
  • Message Boxes and FIFO to Communicate Between Master and Slave (MSI)
  • Code Efficient (C and Assembly) Architecture
  • 40 - Bit Wide Accumulators
  • Single - Cycle (MAC/MPY) with Dual Data Fetch
  • Single - Cycle, Mixed - Sign MUL Plus Hardware Divide
  • 32 - Bit Multiply Support
  • Five Sets of Interrupt Context Selected Registers and Accumulators per Core for Fast Interrupt Response
  • Zero Overhead Looping
  • Internal Oscillator
  • Programmable PLLs and Oscillator Clock Sources
  • Master Reference Clock Output
  • Slave Reference Clock Output
  • Fail - Safe Clock Monitor (FSCM)
  • Fast Wake - up and Start - up
  • Backup Internal Oscillator
  • LPRC Oscillator
  • Low - Power Management Modes (Sleep, Idle, Doze)
  • Integrated Power - on Reset and Brown - out Rese
  • Up to 12 PWM Channels: Four channels for Master, Eight channels for Slave
  • 250 ps PWM Resolution
  • Two General Purpose 16 - Bit Timers: One each for Master and Slave
  • Peripheral Trigger Generator (PTG) Module: One module for Master, Slave can interrupt on select PTG sources, Useful for automating complex sequences
  • 12 SCCP Modules: Eight modules for Master, Four modules for Slave, Timer, Capture/Compare and PWM Modes, 16 or 32 - bit time base, 16 or 32 - bit capture, Four - deep capture buffer, Fully Asynchronous Operation, Available in Sleep Modes
  • Four ADC Modules: One module for Master core, Three modules for Slave core, 12 - bit, 3.5 Msps ADC, Up to 18 conversion channels
  • Four DAC/Analog Comparator Modules: One module for Master core, Three modules for Slave core, 12 - bit DACs with hardware slope compensation, 15 ns analog comparators
  • Three PGA Modules: Three modules for Slave core, Can be read by Master ADC, Option to interface with Master ADC
  • Shared DAC/Analog Output: DAC/analog comparator outputs, PGA outputs
  • PPS to Allow Function Remap
  • Programmable Cyclic Redundancy Check (CRC) for the Master
  • Two SENT Modules for the Master
  • Eight DMA Channels: Six DMA channels available for the Master core, Two DMA channels available for the Slave core
  • In - Circuit and In - Application Programming
  • Simultaneous Debugging Support for Master and Slave Cores
  • Master Only Debug and Slave Only Debug Support
  • Master with Three Complex, Five Simple Breakpoints and Slave with One Complex, Two Simple Breakpoints
  • IEEE 1149.2 Compatible (JTAG) Boundary Scan
  • Trace Buffer and Run - Time Watch
  • Three UART Modules: Two modules for Master core, One module for Slave core, Support for DMX and LIN/J2602 protocols
  • Three 4 - Wire SPI/I²S Modules: Two modules for Master core, One module for Slave core
  • CAN Flexible Data - Rate (FD) Module for the Master Core
  • Three I²C Modules: Two modules for Master, One module for Slave, Support for SMBus
  • DMT (Deadman Timer)
  • ECC (Error Correcting Code)
  • WDT (Watchdog Timer)
  • CodeGuard™ Security
  • CRC (Cyclic Redundancy Check)
  • Two - Speed Start - up
  • Fail - Safe Clock Monitoring
  • Backup FRC (BFRC)
  • Capless Internal Voltage Regulator
  • Virtual Pins for Redundancy and Monitoring
  • AEC - Q100 REVG (Grade 1: - 40°C to + 125°C) Compliant
  • Class B Safety Library, IEC 60730

Applicazioni

Traduzione AI
  • DC/DC Converters
  • AC/DC power supplies
  • Uninterruptable Power Supply (UPS)
  • Motor Control: BLDC, PMSM, SR, ACIM