LCSC Electronics logoLCSC Electronics svg logo
Accedi
USD
Nexperia 74AUP1T45GM,132 product image
  • 74AUP1T45GM,132 thumbnail 1
  • 74AUP1T45GM,132 thumbnail 2
  • 74AUP1T45GM,132 thumbnail 3
  • Pinout
  • Footprint
Immagini a scopo illustrativo

Nexperia 74AUP1T45GM,132

Produttore
Cod. Prod.
74AUP1T45GM,132
Cod. LCSC
C545965
Imballo
XSON-6(1x1.5)
Numero Cliente
Attr. chiave
1 XSON-6(1x1.5) Translators, Level Shifters RoHS
Scheda TecnicaNexperia 74AUP1T45GM,132
Garanzia su ogni ordine
100% Autentico · Reso o Sostituzione entro 30 Giorni
Disponibile: 99
99 Pronta consegna
Minimo: 1Multiplo: 1Unità di vendita: Piece
Aggiungi alla Lista BOM
QtàPr. unit.Importo totale
1+$ 0.5303$ 0.53
10+$ 0.4137$ 4.14
30+$ 0.3645$ 10.94
100+$ 0.3021$ 30.21
500+$ 0.2742$ 137.10
1,000+$ 0.2578$ 257.80
Package Standard5000/Full Reel
Prezzo migliore per quantità maggiore?
$

Specifiche del Prodotto

Tutto
TipoDescrizione
CategoriaIntegrated Circuits (ICs)/Logic/Translators, Level Shifters
ProduttoreNexperia
ImballoXSON-6(1x1.5)
output typeTri-State
Interface-
Operating Temperature-40℃~+125℃
Channel TypeBidirectional
FeaturesPower-off protection
Voltage - Supply1.1V~3.6V;1.1V~3.6V
Number of Circuits1
Current - Output High(IOH)-
Current - Output Low(IOL)-

Descrizione

Traduzione AI

The 74AUP1T45 is a single bit transceiver featuring two data input-outputs (A and B), a direction control input (DIR) and dual supply pins (VCC(A) and VCC(B)) which enable bidirectional level translation. Both VCC(A) and VCC(B) can be supplied at any voltage between 1.1 V and 3.6 V making the device suitable for interfacing between any of the low voltage nodes (1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins A and DIR are referenced to VCC(A) and pin B is referenced to VCC(B). A HIGH on DIR allows transmission from A to B and a LOW on DIR allows transmission from B to A. Schmitt trigger action on all inputs makes the circuit tolerant of slower input rise and fall times across the entire VCC(A) and VCC(B) ranges. The device ensures low static and dynamic power consumption and is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either VCC(A) or VCC(B) are at GND, both A and B are in the high-impedance OFF-state.

Caratteristiche

Traduzione AI
  • Wide supply voltage range: VCC(A): 1.1 V to 3.6 V VCC(B): 1.1 V to 3.6 V
  • High noise immunity
  • Low static power consumption; ICC = 0.9 μA (maximum)
  • Suspend mode
  • Latch-up performance exceeds 100 mA per JESD 78 Class II
  • Inputs accept voltages up to 3.6 V
  • Low noise overshoot and undershoot < 10 % of VCC
  • IOFF circuitry provides partial power-down mode operation
  • Complies with JEDEC standards: JESD8-7 (1.2 V to 1.95 V) JESD8-5 (1.8 V to 2.7 V) JESD8-B (2.7 V to 3.6 V)
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃
  • Low-power dual supply translating transceiver; 3-state