Nexperia 74AUP1G240GX,125

The 74AUP1G240 is a 1-bit inverting buffer/line driver with 3-state outputs. The device features an output enable (OE). A HIGH on OE causes the output to assume a high-impedance OFF-state. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

• Wide supply voltage range from 0.8 V to 3.6 V
• High noise immunity
• Complies with JEDEC standards: JESD8-12 (0.8 V to 1.3 V), JESD8-11 (0.9 V to 1.65 V), JESD8-7 (1.2 V to 1.95 V), JESD8-5 (1.8 V to 2.7 V), JESD8-B (2.7 V to 3.6 V)
• Low static power consumption; ICC = 0.9 μA (maximum)
• Latch-up performance exceeds 100 mA per JESD 78 Class II
• Overvoltage tolerant inputs to 3.6 V
• Low noise overshoot and undershoot < 10 % of VCC
• Input-disable feature allows floating input conditions
• IOFF circuitry provides partial Power-down mode operation
• ESD protection:
  • HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V
  • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
• Multiple package options
• Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃