ADI ADSP-21584CBCZ-4A
| 제조업체 | |
| 제조사 품번 | ADSP-21584CBCZ-4A |
| LCSC 번호 | C659781 |
| 포장 | BGA-349 |
| 고객 번호 | |
| 주요 제원 | Floating-point 450MHz BGA-349 DSP (Digital Signal Processors) RoHS |
| 데이터시트 | ADI ADSP-21584CBCZ-4A |
| RoHS 준수 | 1개 문서 이용 가능 |
제품 사양
| 타입 | 설명 | |
|---|---|---|
| 카테고리 | Integrated Circuits (ICs)/Embedded/DSP (Digital Signal Processors) | |
| 제조업체 | ADI | |
| 포장 | BGA-349 | |
| Operating Temperature | -40℃~+95℃ | |
| Type | Floating-point | |
| Features | Hardware FFT acceleration;Circular buffer support;Multi-core cooperative processing;DMA data transfer;Secure storage and protection;Integrated ADC interface;Integrated PWM control;RTC and timer;Parallel data channel | |
| Clock Rate | 450MHz |
| 타입 | 설명 | |
|---|---|---|
| 카테고리 | Integrated Circuits (ICs)/Embedded/DSP (Digital Signal Processors) | |
| 제조업체 | ADI | |
| 포장 | BGA-349 | |
| Operating Temperature | -40℃~+95℃ |
| 타입 | 설명 | |
|---|---|---|
| Type | Floating-point | |
| Features | Hardware FFT acceleration;Circular buffer support;Multi-core cooperative processing;DMA data transfer;Secure storage and protection;Integrated ADC interface;Integrated PWM control;RTC and timer;Parallel data channel | |
| Clock Rate | 450MHz |
개요
The ADSP-SC58x/ADSP-2158x processors are members of the SHARC family of products. The ADSP-SC58x processor is based on the SHARC+ dual core and the Arm Cortex-A5 core. The ADSP-SC58x/ADSP-2158x SHARC processors are members of the SIMD SHARC family of digital signal processors (DSPs) that feature Super Harvard Architecture. These 32-bit/40-bit/64-bit floating-point processors are optimized for high performance audio/floating-point applications with large, on-chip, static random-access memory (SRAM), multiple internal buses that eliminate input/output (I/O) bottlenecks, and innovative digital audio interfaces (DAI). New additions to the SHARC+ core include cache enhancements and branch prediction, while maintaining instruction set compatibility to previous SHARC products.
By integrating a set of industry leading system peripherals and memory, the Arm Cortex-A5 and SHARC processor is the platform of choice for applications that require programmability similar to reduced instruction set computing (RISC), multimedia support, and leading edge signal processing in one integrated package. These applications span a wide array of markets, including automotive, professional audio, and industrial-based applications that require high floating-point performance.
주요 특징
- Dual enhanced SHARC+ high performance floating-point cores
- Up to 500 MHz per SHARC+ core
- Up to 5 Mb (640 kB) Level 1 (L1) SRAM memory per core with parity (optional ability to configure as cache)
- 32-bit, 40-bit, and 64-bit floating-point support
- 32-bit fixed point
- Byte, short-word, word, long-word addressed
- Arm Cortex-A5 core 500 MHz/800 DMIPS with NEON/VFPv4-D16/Jazelle
- 32 kB L1 instruction cache/32 kB L1 data cache
- 256 kB Level 2 (L2) cache with parity
- Powerful DMA system
- On-chip memory protection
- Integrated safety features
- Large on-chip L2 SRAM with ECC protection, up to 256 kB
- On-chip L2 ROM (512 kB)
- Two Level 3 (L3) interfaces optimized for low system power, providing a 16-bit interface to DDR3 (supporting 1.5 V capable DDR3L devices), DDR2, or LPDDR1 SDRAM devices
- Security and Protection Cryptographic hardware accelerators
- Fast secure boot with IP protection
- Support for Arm TrustZone
- Accelerators High performance pipelined FFT/IFFT engine
- FIR, IIR, HAE, SINC offload engines
- AEC-Q100 qualified for automotive applications
응용 분야
- automotive
- professional audio
- industrial-based applications
| 수량 | 단가(참고용) | 총액 |
|---|---|---|
| 1+ | $ 21.3403 | $ 21.34 |
| 30+ | $ 20.2688 | $ 608.06 |
표준 패키지84/Full Tray | ||
제품 사양
| 타입 | 설명 | |
|---|---|---|
| 카테고리 | Integrated Circuits (ICs)/Embedded/DSP (Digital Signal Processors) | |
| 제조업체 | ADI | |
| 포장 | BGA-349 | |
| Operating Temperature | -40℃~+95℃ | |
| Type | Floating-point | |
| Features | Hardware FFT acceleration;Circular buffer support;Multi-core cooperative processing;DMA data transfer;Secure storage and protection;Integrated ADC interface;Integrated PWM control;RTC and timer;Parallel data channel | |
| Clock Rate | 450MHz |
| 타입 | 설명 | |
|---|---|---|
| 카테고리 | Integrated Circuits (ICs)/Embedded/DSP (Digital Signal Processors) | |
| 제조업체 | ADI | |
| 포장 | BGA-349 | |
| Operating Temperature | -40℃~+95℃ |
| 타입 | 설명 | |
|---|---|---|
| Type | Floating-point | |
| Features | Hardware FFT acceleration;Circular buffer support;Multi-core cooperative processing;DMA data transfer;Secure storage and protection;Integrated ADC interface;Integrated PWM control;RTC and timer;Parallel data channel | |
| Clock Rate | 450MHz |
개요
The ADSP-SC58x/ADSP-2158x processors are members of the SHARC family of products. The ADSP-SC58x processor is based on the SHARC+ dual core and the Arm Cortex-A5 core. The ADSP-SC58x/ADSP-2158x SHARC processors are members of the SIMD SHARC family of digital signal processors (DSPs) that feature Super Harvard Architecture. These 32-bit/40-bit/64-bit floating-point processors are optimized for high performance audio/floating-point applications with large, on-chip, static random-access memory (SRAM), multiple internal buses that eliminate input/output (I/O) bottlenecks, and innovative digital audio interfaces (DAI). New additions to the SHARC+ core include cache enhancements and branch prediction, while maintaining instruction set compatibility to previous SHARC products.
By integrating a set of industry leading system peripherals and memory, the Arm Cortex-A5 and SHARC processor is the platform of choice for applications that require programmability similar to reduced instruction set computing (RISC), multimedia support, and leading edge signal processing in one integrated package. These applications span a wide array of markets, including automotive, professional audio, and industrial-based applications that require high floating-point performance.
주요 특징
- Dual enhanced SHARC+ high performance floating-point cores
- Up to 500 MHz per SHARC+ core
- Up to 5 Mb (640 kB) Level 1 (L1) SRAM memory per core with parity (optional ability to configure as cache)
- 32-bit, 40-bit, and 64-bit floating-point support
- 32-bit fixed point
- Byte, short-word, word, long-word addressed
- Arm Cortex-A5 core 500 MHz/800 DMIPS with NEON/VFPv4-D16/Jazelle
- 32 kB L1 instruction cache/32 kB L1 data cache
- 256 kB Level 2 (L2) cache with parity
- Powerful DMA system
- On-chip memory protection
- Integrated safety features
- Large on-chip L2 SRAM with ECC protection, up to 256 kB
- On-chip L2 ROM (512 kB)
- Two Level 3 (L3) interfaces optimized for low system power, providing a 16-bit interface to DDR3 (supporting 1.5 V capable DDR3L devices), DDR2, or LPDDR1 SDRAM devices
- Security and Protection Cryptographic hardware accelerators
- Fast secure boot with IP protection
- Support for Arm TrustZone
- Accelerators High performance pipelined FFT/IFFT engine
- FIR, IIR, HAE, SINC offload engines
- AEC-Q100 qualified for automotive applications
응용 분야
- automotive
- professional audio
- industrial-based applications
C659781 EasyEDA 라이브러리
컴플라이언스 & 수출 코드
| 타입 | 세부사항 |
|---|---|
| RoHS | ROHS3 Compliant |
| ECCN | 5A992C |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC | |
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS |
| 타입 | 세부사항 |
|---|---|
| RoHS | ROHS3 Compliant |
| ECCN | 5A992C |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC |
| 타입 | 세부사항 |
|---|---|
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS | |

