LCSC Electronics logoLCSC Electronics svg logo
Iniciar sesión
USD
Nexperia 74AVC1T45GM,132 product image
Imágenes ilustrativas

Nexperia 74AVC1T45GM,132

Fabricante
N.º de pieza fab.
74AVC1T45GM,132
Nº LCSC
C546245
Emb.
X2-SON-6(0.8x1)
Número de Cliente
Atrib. clave
1 X2-SON-6(0.8x1) Translators, Level Shifters RoHS
Hoja de DatosNexperia 74AVC1T45GM,132
Cumplimiento RoHS2 documentos disponibles
Piezas alternativas1
Garantía en cada pedido
100% Auténtico · Devolución o Reemplazo en 30 Días

Especificaciones del Producto

Todo
TipoDescripción
CategoríaIntegrated Circuits (ICs)/Logic/Translators, Level Shifters
FabricanteNexperia
Emb.X2-SON-6(0.8x1)
output typeTri-State
Interface-
Output Signal-
Operating Temperature-40℃~+125℃
Input Signal-
Data Rate-
Number of Elements-
Channel TypeBidirectional
FeaturesPower-off protection;Output enable high-impedance
Voltage - Supply800mV~3.6V;800mV~3.6V
Number of Circuits1
Current - Output High(IOH)-
Current - Output Low(IOL)-

Descripción

Traducción por IA

The 74AVC1T45 is a single bit, dual supply transceiver with 3-state output that enables bidirectional level translation. It features two 1-bit input-output ports (A and B), a direction control input (DIR) and dual supply pins (VCC(A) and VCC(B)). Both VCC(A) and VCC(B) can be supplied at any voltage between 0.8 V and 3.6 V making the device suitable for translating between any of the low voltage nodes (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins A and DIR are referenced to VCC(A) and pin B is referenced to VCC(B). A HIGH on DIR allows transmission from A to B and a LOW on DIR allows transmission from B to A. The device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either VCC(A) or VCC(B) are at GND level, both A and B are in the high-impedance OFF-state.

Características

Traducción por IA
  • Wide supply voltage range: VCC(A): 0.8 V to 3.6 V VCC(B): 0.8 V to 3.6 V
  • High noise immunity
  • CMOS low power dissipation
  • Suspend mode
  • Latch-up performance exceeds 100 mA per JESD 78 Class II
  • Overvoltage tolerant inputs to 3.6 V
  • Dynamically controlled outputs
  • Low noise overshoot and undershoot <10% of VCC
  • IOFF circuitry provides partial Power-down mode operation
  • Maximum data rates:
    • 500 Mbit/s (1.8 V to 3.3 V translation)
    • 320 Mbit/s (≤1.8 V to 3.3 V translation)
    • 320 Mbit/s (translate to 2.5 V or 1.8 V)
    • 280 Mbit/s (translate to 1.5 V)
    • 240 Mbit/s (translate to 1.2 V)
  • Complies with JEDEC standards:
    • JESD8-12 (0.8 V to 1.3 V)
    • JESD8-11 (0.9 V to 1.65 V)
    • JESD8-7 (1.65 V to 1.95 V)
    • JESD8-5 (2.3 V to 2.7 V)
    • JESD8C (2.7 V to 3.6 V)
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 3B exceeds 8000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃