TI SN74LV373ANSR

The 'LV373A devices are octal transparent D-type latches designed for 2-V to 5.5-V Vcc operation. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs. A buffered output-enable (OE(overline)) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down, OE(overline) should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

• 2-V to 5.5-V Vcc Operation
• Max tpd of 8.5 ns at 5V
• Typical VOLP (Output Ground Bounce) < 0.8V at VCC = 3.3V, TA = 25℃
• Typical VOHV (Output VOH Undershoot) > 2.3V at VCC = 3.3V, TA = 25℃
• Support Mixed-Mode Voltage Operation on All Ports
• loff Supports Partial-Power-Down Mode Operation
• Latch-Up Performance Exceeds 250 mA Per JESD 17
• ESD Protection Exceeds JESD 22
  • 2000-V Human-Body Model (A114-A)
  • 200-V Machine Model (A115-A)
  • 1000-V Charged-Device Model (C101)