LCSC Electronics logoLCSC Electronics svg logo
Accedi
USD
onsemi MC74HC574ADTR2G product image
  • MC74HC574ADTR2G thumbnail 1
  • MC74HC574ADTR2G thumbnail 2
  • MC74HC574ADTR2G thumbnail 3
  • Pinout
  • Footprint
Immagini a scopo illustrativo

onsemi MC74HC574ADTR2G

Produttore
Cod. Prod.
MC74HC574ADTR2G
Cod. LCSC
C904055
Imballo
TSSOP-20
Numero Cliente
Attr. chiave
Octal 3-State Noninver D Flip-Flop
Scheda Tecnicaonsemi MC74HC574ADTR2G
Conformità RoHS4 documenti disponibili
Garanzia su ogni ordine
100% Autentico · Reso o Sostituzione entro 30 Giorni
Esaurito
Avvisami
Minimo: 1Multiplo: 1Unità di vendita: Piece
Aggiungi alla Lista BOM
QtàPr. unit.(Solo per riferimento)Importo totale
1+$ 1.2051$ 1.21
10+$ 1.0948$ 10.95
30+$ 1.0342$ 31.03
100+$ 0.9659$ 96.59
500+$ 0.9364$ 468.20
1,000+$ 0.9224$ 922.40
Package Standard2500/Full Reel
Prezzo migliore per quantità maggiore?
$

Specifiche del Prodotto

Tutto
TipoDescrizione
CategoriaIntegrated Circuits (ICs)/Logic/Flip Flops
Produttoreonsemi
ImballoTSSOP-20
Voltage - Supply2V~6V
Number of Bits per Element8
Output TypeTri-State
Operating Temperature-55℃~+125℃
Series74HC Series
Synchronous/Asynchronous-
Number of Elements1
Current - Output High(IOH)7.8mA
Current - Output Low(IOL)7.8mA
Setup Time9ns
Quiescent Current4uA
Hold Time5ns
Propagation Delay27ns@6V,50pF
Trigger TypeRising Edge

Descrizione

Traduzione AI

The MC74HC574A is identical in pinout to the LS574. The device inputs are compatible with standard CMOS outputs; with pull−up resistors, they are compatible with LSTTL outputs. Data meeting the set−up time is clocked to the outputs with the rising edge of the Clock. The Output Enable input does not affect the states of the flip−flops but when Output Enable is high, all device outputs are forced to the high−impedance state. Thus, data may be stored even when the outputs are not enabled. The HC574A is identical in function to the HC374A but has the flip−flop inputs on the opposite side of the package from the outputs to facilitate PC board layout.

Caratteristiche

Traduzione AI
  • Output Drive Capability: 15 LSTTL Loads
  • Outputs Directly Interface to CMOS, NMOS, and TTL
  • Operating Voltage Range: 2.0 to 6.0 V
  • Low Input Current: 1.0 μA
  • In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
  • Chip Complexity: 266 FETs or 66.5 Equivalent Gates
  • NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
  • These Devices are Pb−Free and are RoHS Compliant