DIODES 74AUP1G14FW4-7

The Advanced, Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications. The AUP1G14 is a single, one-input Schmitt-Trigger inverter gate with a standard push-pull output designed for operation over a power supply range of 0.8V to 3.6V. The device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing damaging current backflow when the device is powered down. The gate performs the positive Boolean function: Y = A(overline)

• Advanced Ultra Low Power (AUP) CMOS Supply Voltage Range from 0.8V to 3.6V
• ±4mA Output Drive at 3.0V
• Low Static Power Consumption Icc < 0.9μA
• Low Dynamic Power Consumption Cpd = 6.2pF (Typical at 3.6V)
• Schmitt Trigger Action at all inputs makes the circuit tolerant for slower input rise and fall time. The hysteresis is typically 250mV at Vcc = 3.0V
• IOFF Supports Partial-Power-Down Mode Operation
• ESD Protection Exceeds JESD 22 2000-V Human Body Model (A114)
• Exceeds 1000-V Charged Device Model (C101)
• Latch-Up Exceeds 100mA per JESD 78, Class I
• Leadless Packages Named per JESD30E
• Totally Lead-Free & Fully RoHS Compliant
• Halogen and Antimony Free. “Green” Device

• Suited for Battery and Low Power Needs Wide array of products such as:
• Tablets, E-readers
• Cell Phones, Personal Navigation / GPS Systems
• MP3 Players, Cameras, Video Recorders
• PCs, Ultrabooks, Notebooks, Netbooks
• Computer Peripherals, Hard Drives, SSDs
• CD/DVD ROMs
• TVs, DVDs, DVRs, Set-Top Boxes