LCSC Electronics logoLCSC Electronics svg logo
Anmelden
USD
Warenkorb
Infineon SAK-XC2224L-20F66V AA product image
Abbildung ähnlich

Infineon SAK-XC2224L-20F66V AA

Hersteller
Infineon
Herst.-Teilenr.
SAK-XC2224L-20F66V AA
LCSC-Nr.
C538907
Verp.
VQFN-48-EP(7x7)
Kundennummer
Hauptmerkm.
16/32-Bit Architecture Single-Chip Microcontroller with 32-Bit Performance
DatenblattInfineon SAK-XC2224L-20F66V AA
Garantie auf jede Bestellung
100% Authentisch · 30-Tage-Rückgabe oder -Umtausch
Vorrätig: 9
9 Ab Lager, sofort versandfertig
Minimum: 1Vielfaches: 1Verkaufseinheit: Piece
Zur BOM-Liste hinzufügen
Stk.E-PreisGesamtbetrag
1+$ 12.7298$ 12.73
10+$ 10.9465$ 109.47
30+$ 9.8616$ 295.85
100+$ 8.9506$ 895.06
Standardgehäuse2500/Full Reel
Besserer Preis bei größerer Menge?
$

Produktspezifikationen

Alle
TypBeschreibung
KategorieIntegrated Circuits (ICs)/Embedded/Microcontrollers
HerstellerInfineon
Verp.VQFN-48-EP(7x7)
ADC (Bit)12bit
Number of I/O33
Operating Temperature-40℃~+125℃
Program Memory TypeFLASH
Voltage - Supply3.3V;5V
Program Storage Size160KB
Core Size16/32 Bit
CPU Maximum Speed66MHz
Oscillator TypeBuilt-in+External
Hilfe & FeedbackÄhnliche Produkte anzeigen (0) >

Merkmale

KI-Übersetzung
  • High-performance CPU with five-stage pipeline and MPU
  • 12.5 ns instruction cycle @ 80 MHz CPU clock (single-cycle execution)
  • One-cycle 32-bit addition and subtraction with 40-bit result
  • One-cycle multiplication (16x16 bit)
  • Background division (32 / 16 bit) in 21 cycles
  • One-cycle multiply-and-accumulate (MAC) instructions
  • Enhanced Boolean bit manipulation facilities
  • Zero-cycle jump execution
  • Additional instructions to support HLL and operating systems
  • Register-based design with multiple variable register banks
  • Fast context switching support with two additional local register banks
  • 16 Mbytes total linear address space for code and data
  • 1,024 Bytes on-chip special function register area (C166 Family compatible)
  • Integrated Memory Protection Unit (MPU)
  • Interrupt system with 16 priority levels providing 64 interrupt nodes
  • Selectable external inputs for interrupt generation and wake-up
  • Fastest sample-rate 12.5 ns
  • Eight-channel interrupt-driven single-cycle data transfer with Peripheral Event Controller (PEC), 24-bit pointers cover total address space
  • Clock generation from internal or external clock sources, using on-chip PLL or prescaler
  • Hardware CRC-Checker with Programmable Polynomial to Supervise On-Chip Memory Areas
  • On-chip memory modules:
    • 2 Kbytes on-chip dual-port RAM (DPRAM)
    • 6 Kbytes on-chip data SRAM (DSRAM)
    • 4 Kbytes on-chip program/data SRAM (PSRAM)
    • Up to 160 Kbytes on-chip program memory (Flash memory)
    • Memory content protection through Error Correction Code (ECC) for Flash memory and through parity for RAMs
  • On-Chip Peripheral Modules:
    • Synchronizable 12-bit A/D Converter with up to 10 channels, conversion time below 1 μs, optional data preprocessing (data reduction, range check), broken wire detection
    • 16-channel general purpose capt