LCSC Electronics logoLCSC Electronics svg logo
Accedi
USD
RENESAS 8SLVP2106ANLGI/W product image
Immagini a scopo illustrativo

RENESAS 8SLVP2106ANLGI/W

Produttore
Cod. Prod.
8SLVP2106ANLGI/W
Cod. LCSC
C2673046
Imballo
VFQFN-40-EP(6x6)
Numero Cliente
Attr. chiave
12 VFQFN-40-EP(6x6) Clock Buffers, Drivers RoHS
Scheda TecnicaRENESAS 8SLVP2106ANLGI/W
Garanzia su ogni ordine
100% Autentico · Reso o Sostituzione entro 30 Giorni
Esaurito
Avvisami
Minimo: 1Multiplo: 1Unità di vendita: Piece
Aggiungi alla Lista BOM
QtàPr. unit.(Solo per riferimento)Importo totale
1+$ 9.4137$ 9.41
200+$ 3.643$ 728.60
500+$ 3.5149$ 1757.45
1,000+$ 3.4517$ 3451.70
Package Standard5000/Full Reel
Prezzo migliore per quantità maggiore?
$

Specifiche del Prodotto

Tutto
TipoDescrizione
CategoriaIntegrated Circuits (ICs)/Clock/Timing/Clock Buffers, Drivers
ProduttoreRENESAS
ImballoVFQFN-40-EP(6x6)
Operating Temperature-40℃~+85℃
Voltage - Supply3.135V~3.465V;2.375V~2.625V
FeaturesMulti-channel fan-out/isolation drive
Number of Inputs2
Output Frequency(Max)-
Number of outputs12

Descrizione

Traduzione AI

The 8SLVP2106 is a high-performance differential dual 1:6 LVPECL fanout buffer. The device is designed for the fanout of high-frequency, very low additive phase-noise clock and data signals. The 8SLVP2106 is characterized to operate from a 3.3V or 2.5V power supply. Guaranteed output-to-output and part-to-part skew characteristics make the 8SLVP2106 ideal for those clock distribution applications demanding well-defined performance and repeatability. Two independent buffers with six low skew outputs each are available. The integrated bias voltage references enable easy interfacing of single-ended signals to the device inputs. The device is optimized for low power consumption and low additive phase noise.

Caratteristiche

Traduzione AI
  • Two 1:6, low skew, low additive jitter LVPECL fanout buffers
  • Two differential clock inputs
  • Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can accept the following differential input levels: LVDS, LVPECL, CML
  • Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can also accept single-ended LVCMOS levels.
  • Maximum input clock frequency: 2GHz
  • Output bank skew: 15ps (typical)
  • Propagation delay: 340ps (maximum)
  • Low additive phase jitter, RMS: 54fs (maximum) fREF = 156.25MHz, VPP = 1V, 12kHz - 20MHz: VCC = 3.3V
  • Full 3.3V and 2.5V supply voltage modes
  • Maximum device current consumption (IEE): 114mA
  • Available in Lead-free (RoHS 6), 40-Lead VFQFN package
  • -40°C to 85°C ambient operating temperature
  • Supports case temperature ≤105°C operations