LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
SONIX SN8P2612PB product image
  • SN8P2612PB thumbnail 1
  • SN8P2612PB thumbnail 2
  • SN8P2612PB thumbnail 3
  • Pinout
  • Footprint
Images for reference only

SONIX SN8P2612PB

Manufacturer
SONIXAsian Brands
MPN
SN8P2612PB
LCSC Part #
C337791
Packaging
DIP-18
Customer #
Key Attributes
Others DIP-18 Microcontrollers
DatasheetSONIX SN8P2612PB
Every Order Guarantee
100% Authentic · 30-Day Return or Replacement
Not available now
Minimum: 1Multiple: 1Sales Unit: Piece

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Embedded/Microcontrollers
ManufacturerSONIX
PackagingDIP-18
Number of I/O16
Voltage - Supply2.4V~5.5V
Program Memory TypeOTP
Program Storage Size2KB
CPU CoreOthers

Features

AI Translation
  • Memory configuration OTP ROM size: 2K16 bits. RAM size: 648 bits. Four levels stack buffer
  • I/O pin configuration
    • Bi-directional: P0, P1, P5.
    • Input only: P1.5.
    • Programmable open-drain: P1.0.
    • Wakeup: P0, P1 level change trigger
    • Pull-up resisters: P0, P1, P5.
    • External Interrupt trigger edge: P0.0 controlled by PEDGE register. P0.1 is falling edge trigger only.
  • Two 8-bit Timer/Counter
    • T0: Basic timer
    • TC0: Auto-reload timer/Counter/PWM0/Buzzer output
  • On chip watchdog timer and clock source is internal low clock RC type (16KHz @3V, 32KHz @5V).
  • Dual system clocks
    • External high clock: RC type up to 10 MHz
    • External high clock: Crystal type up to 16 MHz
    • Internal high clock: 16MHz RC type.
    • Internal low clock: RC type 16KHz(3V), 32KHz(5V)
  • Operating modes
    • Normal mode: Both high and low clock active
    • Slow mode: Low clock only
    • Sleep mode: Both high and low clock stop
    • Green mode: Periodical wakeup by T0 Timer
  • Package (Chip form support)
    • PDIP 20 pins
    • PDIP 18 pins
    • PDIP 14 pins
    • SOP 20 pins
    • SOP 18 pins
    • SOP 14 pins
    • SSOP 20 pins
    • SSOP 16 pins
  • 3-Level LVD.
  • Reset system and power monitor.
  • Four interrupt sources
    • Two internal interrupts: T0, TC0.
    • One external interrupts: INT0, INT1.
  • Powerful instructions
    • One clocks per instruction cycle (1T)
    • Most of instructions are one cycle only.
    • All ROM area JMP instruction.
    • All ROM area CALL address instruction.
    • All ROM area lookup table function (MOVC)