LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
Nexperia 74AUP2G32GT,115 product image
  • 74AUP2G32GT,115 thumbnail 1
  • 74AUP2G32GT,115 thumbnail 2
  • 74AUP2G32GT,115 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74AUP2G32GT,115

Manufacturer
Nexperia
MPN
74AUP2G32GT,115
LCSC Part #
C478241
Packaging
XSON-8(1x1.95)
Customer #
Key Attributes
Low-power dual 2-input OR gate
DatasheetNexperia 74AUP2G32GT,115
RoHS Compliance1 documents available
Every Order Guarantee
100% Authentic · 30-Day Return or Replacement
In-Stock: 15
15 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 1.2418$ 1.24
10+$ 1.2141$ 12.14
30+$ 1.1961$ 35.88
100+$ 1.1782$ 117.82
Standard Packaging5000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerNexperia
PackagingXSON-8(1x1.95)
output type-
Input TypeSchmitt trigger
Logic Family74AUP
Voltage - Supply800mV~3.6V
Propagation Delay19.1ns@1.3V,30pF
Output Logic Level - Low310mV;440mV
Input Logic Level - High-
Input Logic Level - Low-
FeaturesLocal shutdown mode;Overvoltage-tolerant input
Operating Temperature-40℃~+125℃
Output Logic Level - High1.11V;1.32V;2.05V;1.9V;2.72V;2.6V
Quiescent Current(Iq)900nA
Number of Channels2;2
Current - Output High(IOH)4mA
Current - Output Low(IOL)4mA
Help & FeedbackShow similar products (0) >

Introduction

AI Translation

The 74AUP2G32 is a dual 2-input OR gate. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range from 0.8 V to 3.6 V
  • CMOS low power dissipation
  • High noise immunity
  • Low static power consumption; ICC = 0.9 μA (maximum)
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • Overvoltage tolerant inputs to 3.6 V
  • Low noise overshoot and undershoot <10 % of VCC
  • IOFF circuitry provides partial Power-down mode operation
  • Complies with JEDEC standards: JESD8-12 (0.8 V to 1.3 V) JESD8-11 (0.9 V to 1.65 V) JESD8-7 (1.2 V to 1.95 V) JESD8-5 (1.8 V to 2.7 V) JESD8C (2.7 V to 3.6 V)
  • ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃