LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI CD4093BPWR product image
  • CD4093BPWR thumbnail 1
  • CD4093BPWR thumbnail 2
  • Pinout
  • Footprint
Images for reference only

TI CD4093BPWRRoHS

Manufacturer
MPN
CD4093BPWR
LCSC Part #
C88243
Packaging
TSSOP-14
Customer #
Key Attributes
Quad 2-Input NAND Schmitt Triggers
Datasheetpdf iconTI CD4093BPWR
In-Stock: 1,770
1,770 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.3694$ 1.85
50+$ 0.2964$ 14.82
150+$ 0.2651$ 39.77
500+$ 0.226$ 113.00
2,000+$ 0.1989$ 397.80
4,000+$ 0.1885$ 754.00
Standard Packaging2000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerTI
PackagingTSSOP-14
Features-
Input Logic Level - High3.6V~10.8V
Input Logic Level - Low900mV~4V
Operating Temperature-55℃~+125℃
Logic Family4000B Series
Output Logic Level - High4.95V;9.95V;14.95V
Quiescent Current(Iq)4uA
Voltage - Supply3V~18V
Current - Output High(IOH)3.4mA
Number of Channels4;2
Output Logic Level - Low50mV
Propagation Delay130ns@15V,50pF
Current - Output Low(IOL)3.4mA

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging2000
Sales UnitPiece

Introduction

AI Translation

CD4093B consists of four Schmitttrigger circuits. Each circuit functions as a two-input NAND gate, with Schmitt-trigger action on both inputs. The gate switches at different points for positive and negative going signals. The difference between the positive voltage (V_P) and the negative voltage (V_N) is defined as hysteresis voltage (V_H). The CD4093B types are supplied in 14 - lead hermetic dual - in - line ceramic packages (F3A suffix), 14 - lead dual - in - line plastic packages (E suffix), 14 - lead small - outline packages (M, MT, M96, and NSR suffixes), and 14 - lead thin shrink small - outline packages (PW and PWR suffixes).

Features

AI Translation
  • Schmitt-trigger action on each input with no external components
  • Hysteresis voltage typically 0.9V at V_DD = 5V and 2.3V at V_DD = 10V
  • Noise immunity greater than 50%
  • No limit on input rise and fall times
  • Standardized, symmetrical output characteristics
  • 100% tested for quiescent current at 20V
  • Maximum input current of 1μA at 18 V over full package - temperature range, 100 nA at 18 V and 25℃
  • 5 - V, 10 - V, and 15 - V parametric ratings
  • Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications

AI Translation
  • Wave and pulse shapers
  • High - noise - environment systems
  • Monostable multivibrators
  • Astable multivibrators
  • NAND logic