LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
DIODES PI7C9X2G304SLBFDE product image
  • PI7C9X2G304SLBFDE thumbnail 1
  • PI7C9X2G304SLBFDE thumbnail 2
  • PI7C9X2G304SLBFDE thumbnail 3
  • Pinout
  • Footprint
Images for reference only

DIODES PI7C9X2G304SLBFDERoHS

Manufacturer
MPN
PI7C9X2G304SLBFDE
LCSC Part #
C780885
Packaging
LQFP-128-EP(14x14)
Customer #
Key Attributes
PCIEXPRESS GEN 2 PACKET SWITCH
Datasheetpdf iconDIODES PI7C9X2G304SLBFDE
In-Stock: 32
32 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 9.8282$ 9.83
10+$ 9.4074$ 94.07
30+$ 9.1504$ 274.51
90+$ 8.9345$ 804.11
Standard Packaging90/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Interface/Specialized
ManufacturerDIODES
PackagingLQFP-128-EP(14x14)
InterfacePCI
Features-
Operating Temperature-40℃~+85℃
Data Rate5Gbps

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging90
Sales UnitPiece

Introduction

AI Translation

The PI7C9X2G Packet Switch family is a PCI Express® 2.1 specifically designed to meet the latest low-power, lead (Pb)- free and green system requirements. The family is a highperformance, cost-effective solution that can be implemented in systems such as Embedded system, Wi-Fi Router/Gateway, Printer, Storage, combo card, HBA, Set-top box, motherboard, laptop, docking station, and other power-sensitive high performance platforms. All family products contain Pericom’s proprietary power-saving PowerSave technology. The family provide users the flexibility to expand or fan-out from a wide range of I/O Bridges such as PCH, ICH, IOH, embedded MCU, FPGA, and other Application Specific ICs.

Features

AI Translation
  • Non-blocking full-wired switching capability at 32 Gbps when all 4 lanes are enabled (304SL, 404SL) and at 24 Gbps when all 3 lanes are enabled (303SL)
  • Integrated 100MHz Clock buffer for each downstream port
  • Reliability, Availability and Serviceability
    • Supports Data Poisoning and End-to-End CRC
    • Advanced Error Reporting and Logging
    • IEEE 1149.6 JTAG interface support
  • Link Power Management
    • Supports L0, L0s, L1, L2, L2/L3(Ready) and L3 link power state
    • Active state power management for L0s and L1 state
  • Device State Power Management
    • Supports D0, D3(Hot) and D3(Cold)
    • 3.3V Aux Power support in D3(Cold) power state
  • Supports up to 256-byte maximum payload size
  • Power Dissipation: 0.72 W typical in L0 normal mode and 0.2W typical in L1 mode (0.74 W for 304SL)
  • Industrial Temperature Range: -40°C to 85°C
  • MTBF: TBD
  • Package: 128-pin LQFP 14mm×14mm (304SL, 404SL) 136-pin LQFP 8mm×8mm (303EL)
    • Pb free and 100% Green
  • Programmable Driver Current and De-Emphasis Level at each individual port
  • 150ns typical latency for packet running through switch without blocking
  • Supports “Cut-through” (Default) as well as “Store and Forward” mode for switching packets
  • Advanced Power Savings
    • Empty downstream ports are set to idle
    • Clock to corresponding circuit is turned off when any port enters L1 or ASPM L1
    • Supports Access Control Service (ACS) for peer-to-peer traffic Supports Address Translation (AT) packet for SR-IOV application